

# LPC32x0

16/32-bit ARM microcontroller; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface

Rev. 00.12 — 20 November 2008

Preliminary data sheet

# 1. General description

NXP Semiconductor designed the LPC32x0 family of embedded microcontollers for low power, high performance applications. NXP achieved their performance goals using a 90 nanometer process to implement an ARM926EJ-S CPU core with a Vector Floating Point co-processor, and a large set of standard peripherals including USB On-The-Go. Figure 1, shows a block diagram of the LPC32x0 family. The LPC32x0 family operates at CPU frequencies up to 266 MHz.

The NXP implementation uses a ARM926EJ-S CPU core with a Harvard architecture, 5-stage pipeline, and an integral Memory Management Unit (MMU). The MMU provides the virtual memory capabilities needed to support the multi-programming demands of modern operating systems. The ARM926EJ-S also has a hardware based set of DSP instruction extensions which includes single cycle MAC operations, and hardware based native Jazelle Java Byte-code execution. The NXP implementation has a 32 KB Instruction Cache and a 32 KB Data Cache.

For low power consumption, the LPC32x0 family takes advantage of NXP Semiconductor's advanced technology development to optimize Intrinsic Power, and uses software controlled architectural enhancements to optimize application based Power Management.

The LPC32x0 family also includes 256 KB of on-chip static RAM, a NAND Flash interface, an Ethernet MAC, an LCD controller that supports STN and TFT panels, and an external bus interface that supports SDR and DDR SDRAM as well as static devices. In addition, the LPC32x0 family includes a USB 2.0 Full Speed interface, seven UARTs, two I2C interfaces, two SPI/SSP ports, two I2S interfaces, two single output PWMs, a motor control PWM, six general purpose timers with capture inputs and compare outputs, a Secure Digital (SD) interface, and a 10-bit A/D converter with a touch screen sense option.

### 2. Features

- ARM926EJS processor, running at CPU clock speeds up to 266 MHz
- A Vector Floating Point coprocessor.
- A 32 KB instruction cache and a 32 KB data cache.
- Up to 256 KB of internal SRAM (IRAM).
- Selectable boot-up from various external devices: NAND Flash, SPI memory, USB, UART, or static memory.



- A Multi-layer AHB system that provides a separate bus for each AHB master, including both an instruction and data bus for the CPU, two data busses for the DMA controller, and another bus for the USB controller, one for the LCD and a final one for the Ethernet MAC. There are no arbitration delays in the system unless two masters attempt to access the same slave at the same time.
- An External memory controller for DDR and SDR SDRAM, as well as static devices.
- Two NAND Flash controllers. One for single level NAND Flash devices and the other for multi-level NAND Flash devices.
- A Master Interrupt Controller (MIC) and two Slave Interrupt Controllers (SIC), supporting 74 interrupt sources.
- An eight channel General Purpose AHB DMA controller (GPDMA) that can be used with the SD card port, the high-speed UARTs, I2S ports, and SPI interfaces, as well as memory-to-memory transfers.
- Serial Interfaces:
  - ◆ A 10/100 Ethernet MAC with dedicated DMA Controller.
  - ◆ A USB interface supporting either Device, Host (OHCI compliant), or On-The-Go (OTG) with an integral DMA controller and dedicated PLL to generate the required 48 MHz USB clock.
  - ◆ Four standard UARTs with fractional baud rate generation and 64 byte FIFOs. One of the standard UART's supports irDA.
  - Three additional high-speed UARTs intended for on-board communications that support baud rates up to 921,600 bps when using a 13 MHz main oscillator. All high-speed UARTs provide 64-byte FIFOs.
  - Two SPI controllers.
  - Two SSP controllers.
  - ◆ Two I2C-bus Interfaces with standard open drain pins. The I2C-bus Interfaces support single master, slave and multi-master I2C configurations.
  - ◆ Two I2S interfaces, each with separate input (RX) and output (TX) channels. Each channel can be operated independently on 3 pins, or both input and output channels can be used with only 4 pins and a shared clock.
- Additional Peripherals:
  - ◆ LCD controller supporting both STN and TFT panels, with dedicated DMA controller. Programmable display resolution up to 1024x768.
  - Secure Digital (SD) memory card interface, which conforms to the SD Memory Card Specification Version 1.01.
  - General purpose input, output, and I/O pins. Includes 12 GP input pins, 24 GP output pins, and 51 GP I/O pins.
  - 10 bit, 400kHz A/D Converter with input multiplexing from 3 pins. Optionally, the A/D Converter can operate as a touch screen controller.
  - Real Time Clock (RTC) with separate power pin. This RTC has a dedicated 32 kHz oscillator. NXP implemented the RTC in an independent on-chip power domain so it can remain active while the rest of the chip is not powered. The RTC also Includes a 32 byte scratch pad memory.
  - ◆ A 32-bit general purpose high speed timer with a 16-bit pre-scaler. This timer includes one external capture input pin and a capture connection to the RTC clock. Interrupts may be generated using 3 match registers.

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

- ◆ six enhanced Timer/Counters which are architecturally identical except for the peripheral base address. A two Capture inputs and two Match outputs are pinned out to four timers. Timer 1 brings out a third Match output, Timers 2 and 3 bring out all four Match outputs, Timer 4 has one Match output, and timer 5 has no inputs or outputs.
- ◆ A 32-bit Millisecond timer driven from the RTC clock. This timer can generate Interrupts using 2 match registers.
- ◆ A Watchdog Timer. The watchdog timer is clocked by PERIPH\_CLK.
- Two single output PWM blocks.
- ◆ A Motor Control PWM
- ♦ Keyboard scanner function allows automatic scanning of up to an 8x8 key matrix.
- Up to 18 external interrupts.
- Standard ARM Test/Debug interface for compatibility with existing tools.
- Emulation Trace Buffer with 2K x 24 bit RAM allows trace via JTAG.
- Stop mode saves power, while allowing many peripheral functions to restart CPU activity.
- On-chip crystal oscillator.
- An on-chip PLL allows CPU operation up to the maximum CPU rate without the requirement for a high frequency crystal. Another PLL allows operation from the 32 kHz RTC clock rather than the external crystal.
- Boundary Scan for simplified board testing.
- 296 pin TFBGA package.

# 3. Applications

# 3.1 Application Type

- Consumer
- Medical
- Industrial

- Automotive
- Network Control

# 4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC3220FET296[1]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls; body 15 x 15 x 0.7 mm	SOT1048-1
LPC3230FET296[1]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls; body 15 x 15 x 0.7 mm	SOT1048-1
LPC3240FET296[1]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls; body 15 x 15 x 0.7 mm	SOT1048-1
LPC3250FET296[1]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls; body 15 x 15 x 0.7 mm	SOT1048-1

[1] F = -40 °C to +85 °C temperature range.


# 4.1 Ordering options

Table 2. **Part options** 

NXP Semicon	ductors			- P	PC32x0
4	4.1 Ordering		6-EJS microcon	ntroller with external me	emory interface
Table 2. Part op	SRAM(KB)	10/100 Ethernet	LCD Controller	Temperature range (°C)	Package
LPC3220FET296	128	0	0	-40 to +85	TFBGA296
LPC3230FET296	256	0	1	-40 to +85	TFBGA296
				40 to .05	TEDOAGO
LPC3240FET296	256	1	0	-40 to +85	TFBGA296



# **Block diagram**





# 6. Pinning information

## 6.1 Pinning




Fig 2. Pin configuration for SOT1048-1 (TFBGA296)

Table 3. Pin Allocation Table SOT1048-1 (TFBGA296)

Pin	Symbol	Pin	Symbol	Pin	Symbol
Row	A				
				АЗ	I2C2_SCL
A4	I2S1TX_CLK / MAT3.0	A5	I2C1_SCL	A6	MS_BS / MAT2.1
A7	MS_DIO1 / MAT0.1	A8	MS_DIO0 / MAT0.0	A9	SPI2_DATIO / MOSI1 /LCDVD[20]
A10	SPI2_DATIN / MISO1 / LCDVD[21] / GPI27	A11	GPIO_01	A12	GPIO_00
A13	GPO_21 / U4_TX / LCDVD[3]	A14	GPO_15 / MC1A / LCDFP	A15	GPO_07 / LCDVD[2]
A16	GPO_06 / LCDVD[18]				
Row	В				
		B2	GPO_20	ВЗ	GPO_05
B4	I2S1TX_WS / CAP3.0	B5	P0.0 / I2S1RX_CLK	B6	I2C1_SDA
B7	MS_SCLK / MAT2.0	B8	MS_DIO2 / MAT0.2	B9	SPI1_DATIO / MOSI0 / MCFB2
B10	SPI2_CLK / SCK1 / LCDVD[23]	B11	GPIO_04 / SSEL1 / LCDVD[22]	B12	GPO_12 / MC2A / LCDLE
B13	GPO_13 / MC1B / LCDDCLK	B14	GPO_02 / MAT1.0 / LCDVD[0]	B15	GPI_19 / U4_RX
B16	GPI_08 / KEY_COL6 /SPI2_BUSY / ENET_RX_DV	B17	N.C.		
Row	С				
C1	FLASH_RD_N	C2	GPO_19	СЗ	GPO_00 / TST_CLK1
C4	USB_ATX_INT_N	C5	USB_SE0_ VM / U5_TX	C6	TST_CLK2

Pin Allocation Table SOT1048-1 (TFBGA296) Table 3.

IXI	P Semiconductors	4.0.40			D COZXU
		16/3	2-bit ARM926-EJS microco	ntroll	ler with external memory interface
<b>Fable</b>	23. Pin Allocation Table SOT1	048-1	(TFBGA296)		Op Op
Pin	Symbol	Pin	Symbol	Pin	Symbol
C7	GPI_06 / HSTIM_CAP / ENET_RXD2	C8	MS_DIO3 / MAT0.3	C9	SPI1_CLK / SCK0
C10	SPI1_DATIN / MISO0 / GPI_25 / MCFB1	C11	GPIO_03 / KEY_ROW7 / ENET_MDIO	C12	SPI1_CLK / SCK0  GPO_09 / LCDVD[9]  GPI_01 / SERVICE_N
C13	GPO_08 / LCDVD[8]	C14	GPI_02 / CAP2.0 / ENET_RXD3	C15	GPI_01 / SERVICE_N
C16	GPI_00 / I2S1RX_SDA	C17	KEY_ROW4 / ENET_TXD0	C18	KEY_ROW5 / ENET_TXD1
Row	D				
<b>D1</b>	FLASH_RDY	D2	FLASH_ALE	D3	GPO_14
)4	GPO_01	D5	USB_DAT_VP / U5_RX	D6	USB_OE_TP_N
)7	P0.1 / I2S1RX_WS	D8	GPO_04	D9	GPIO_02 / KEY_ROW6 / ENET_MDC
	GPO_16 / MC0B / LCDENAB / LCDM		GPO_18 / MC0A / LCDLP		GPO_03 / LCDVD[1]
213	GPI_07 / CAP4.0 / MCABORT	D14	PWM_OUT1 / LCDVD[16]	D15	PWM_OUT2 / LCDVD[19]
16	KEY_ROW3 / ENET_TX_EN	D17	KEY_COL2 / ENET_RX_ER	D18	KEY_COL3 / ENET_CRS
ow	E				
1	FLASH_IO[03]	E2	FLASH_IO[07]	E3	FLASH_CE_N
ļ	I2C2_SDA	E5	USB_I2C_SCL	E6	USB_I2C_SDA
•	I2S1TX_SDA / MAT3.1	E8	GPO_11	E9	GPIO_05 / SSEL0 / MCFB0
10	GPO_22 / U7_HRTS / LCDVD[14]]	E11	GPO_10 / MC2B / LCDPWR	E12	GPI_09 / KEY_COL7 / ENET_COL
13	GPI_04 / SPI1_BUSY	E14	KEY_ROW1 / ENET_TXD2	E15	KEY_ROW0 / ENET_TX_ER
16	KEY_COL1 /ENET_RX_CLK /ENET_REF_CLK	E17	U7_RX / CAP0.0 / LCDVD[10] /GPI_23	E18	U7_TX / MAT1.1 / LCDVD[11]
Row	F				
1	FLASH_IO[02]	F2	FLASH_WR_N	F3	FLASH_CLE
4	GPI_03	F5	VSS_IOC	F6	VSS_IOB
7	VDD_IOC	F8	VDD_IOB	F9	VDD_IOD
10	VSS_IOD	F11	VSS_IOD	F12	VSS_IOD
13	VDD_IOD	F14	KEY_ROW2 / ENET_TXD3	F15	KEY_COL0 / ENET_TX_CLK
16	KEY_COL5 / ENET_RXD1	F17	U6_IRRX / GPI_21	F18	U5_RX / GPI_20
ow	G				
1	EMC_DYCS1_N	G2	FLASH_IO[05]	G3	FLASH_IO[06]
34	RESOUT_N	G5	VSS_IOC	G6	VDD_IOC
7	VDD_CORE12	G8	VSS_CORE	G9	VDD_CORE12
10	VSS_CORE	G11	VDD_CORE12	G12	VSS_CORE
13	U7_HCTS / CAP0.1 /LCDCLKIN / GPI_22	G14	DBGEN	G15	KEY_COL4 / ENET_RXD0
<del>3</del> 16	U6_IRTX	G17	SYSCLKEN / LCDVD[15]	G18	JTAG_TMS
Row	Н				
<del>1</del> 1	EMC_OE_N	H2	FLASH_IO[00]	НЗ	FLASH_IO[01]
14	FLASH_IO[04]	H5	VSS_IOC	H6	VDD_IOC
7	VSS_CORE				



Pin Allocation Table SOT1048-1 (TFBGA296) Table 3.

NAF	Semiconductors	40/0	0 1 1/4 A D 11000 E 10 1	4 1	D LI OSEKO
		16/3	2-bit ARM926-EJS mici	ocontroll	ler with external memory interface
					AV AV
Table		0.0.	(11 2011200)		
Pin	Symbol	Pin	Symbol		Symbol
	V/DD 10.4				VSS_IOD
	VDD_IOA		JTAG_TCK		U5_TX
	HIGHCORE / LCDVD[17]	H17	JTAG_NTRST	H18	VSS_IOD U5_TX JTAG_RTCK
Row		10	EMC A[04] / D4 04	10	
J1	EMC_A[20] / P1.20	J2 J5	EMC_A[21] / P1.21	J3 J6	EMC_A[22] / P1.22
J4 J7	EMC_A[23] / P1.23 VDD_CORE12	Jo	VDD_IOC	Jo	VDD_EMC
J <i>i</i>	VDD_CONETZ			J12	VDD_CORE12
J13	VDD_IOA	J14	U3_RX / GPI_18	J15	JTAG_TDO
	JTAG_TDI		U3_TX		U2_HCTS / U3_CTS / GPI_16
Row				3.0	
K1	EMC_A[19] / P1.19	K2	EMC_A[18] / P1.18	K3	EMC_A[16] / P1.16
K4	EMC_A[17] / P1.17	K5	VSS_EMC	K6	VDD_EMC
K7	VDD_EMC				
				K12	VSS_CORE
K13	VSS_IOA	K14	VDD_RTC	K15	U1_RX / CAP1.0 / GPI_15
K16	U1_TX	K17	U2_TX / U3_DTR	K18	U2_RX / U3_DSR / GPI_17
Row	L				
L1	EMC_A[15] / P1.15	L2	EMC_CKE1	L3	EMC_A[00] / P1.0
L4	EMC_A[01] / P1.1	L5	VSS_EMC	L6	VDD_EMC
L7	VSS_CORE				
				L12	VDD_COREFXD
L13	VDD_RTCCORE	L14	VSS_RTCCORE	L15	P0.4 / I2S0RX_WS / LCDVD[6]
L16	P0.5 / I2S0TX_SDA / LCDVD[7]	L17	P0.6 / I2S0TX_CLK /	L18	P0.7 / I2S0TX_WS / LCDVD[13]
Row	M		LCDVD[12]		
M1	EMC_A[02] / P1.2	M2	EMC_A[03] / P1.3	M3	EMC_A[04] / P1.4
M4	EMC_A[08] / P1.8	M5	VSS_EMC	M6	VDD_EMC
M7	VDD_CORE12	M8	VDD_EMC	M9	VSS_CORE
	VSS_CORE		VDD_CORE12		VSS_CORE
	VDD_COREFXD		RESET_N		ONSW
	GPO_23 / U2_HRTS / U3_RTS		P0.2 / I2S0RX_SDA /		P0.3 / I2S0RX_CLK / LCDVD[5]
_			LCDVD[4]		
Row	N				
N1	EMC_A[05] / P1.5	N2	EMC_A[06] / P1.6	N3	EMC_A[07 / P1.7
N4	EMC_A[12] / P1.12	N5	VSS_EMC	N6	VSS_EMC
N7	VDD_EMC	N8	VDD_EMC	N9	VDD_EMC
	VDD_EMC	N11	VDD_EMC		VDD_AD
N13	VDD_AD	N14	VDD_FUSE	N15	VDD_RTCOSC

**Row P** 



Pin Allocation Table SOT1048-1 (TFBGA296) Table 3.

NXF	Semiconductors	16/3	2-bit ARM926-EJS microco	ontrol	LPC32x0 ler with external memory interface  Symbol  EMC_A[11] / P1.11  VSS_EMC  VSS_EMC  EMC_BLS[3]
Table	3. Pin Allocation Table SOT1	048-1	(TFBGA296)		000 000 00
Pin	Symbol	Pin	Symbol	Pin	Symbol
P1	EMC_A[09] / P1.9	P2	EMC_A[10] / P1.10	P3	EMC_A[11] / P1.11
P4	EMC_DQM[1]	P5	EMC_DQM[3]	P6	VSS_EMC
P7	VSS_EMC	P8	VSS_EMC	P9	VSS_EMC
	VSS_EMC	P11	VSS_EMC	P12	EMC_BLS[3]
P13	VSS_AD	P14	VSS_OSC	P15	VDD_PLLUSB
P16	RTCX_IN	P17	RTCX_OUT	P18	VSS_RTCOSC
Row	R				
R1	EMC_A[13] / P1.13	R2	EMC_A[14] / P1.14	R3	EMC_DQM[0]
R4	EMC_WR_N	R5	EMC_CAS_N	R6	EMC_DYCS0_N
R7	EMC_D[01]	R8	EMC_D[07]	R9	EMC_D[17]/ EMC_DQS1
R10	EMC_D[24] / P2.5	R11	EMC_CS1_N	R12	EMC_BLS[2]
R13	TS_XP	R14	PLL397_LOOP	R15	SYSX_OUT
R16	VSS_PLLUSB	R17	VDD_PLLHCLK	R18	VSS_PLLHCLK
Row	Т				
T1	EMC_DQM[2]	T2	EMC_RAS_N	T3	EMC_CLK
T4	EMC_CLKIN	T5	EMC_D[02]	T6	EMC_D[06]
T7	EMC_D[11]	T8	EMC_D[14]	T9	EMC_D[20] / P2.1
T10	EMC_D[23] / P2.4	T11	EMC_D[27] / P2.8	T12	EMC_CS2_N
T13	EMC_BLS[1]	T14	ADIN1 (TS_YM)	T15	VSS_PLL397
T16	VDD_PLL397	T17	SYSX_IN	T18	VDD_OSC
Row	U				
		U2	N.C.	U3	EMC_CKE0
U4	EMC_D[00]	U5	EMC_D[03]	U6	EMC_D[09]
U7	EMC_D[12]	U8	EMC_D[15]	U9	EMC_D[19] / P2.0
U10	EMC_D[22] / P2.3	U11	EMC_D[26] / P2.7	U12	EMC_D[30] / P2.11
U13	EMC_CS0_N	U14	EMC_BLS[0]	U15	ADIN0 (TS_XM)
U16	TS_YP	U17	N.C.		
Row	V				
				V3	EMC_D[04]
V4	EMC_D[05]	V5	EMC_D[08]	V6	EMC_D[10]
V7	EMC_D[13]	V8	EMC_D[16]/ EMC_DQS0	V9	EMC_D[18]/ EMC_CLK_N
V10	EMC_D[21] / P2.2	V11	EMC_D[25] / P2.6	V12	
V13	EMC_D[29] / P2.10	V14	EMC_D[31] / P2.12	V15	EMC_CS3_N
	ADIN2 (TS_AUX_IN)		<u> </u>		



# 6.2 Pin description

Table 4. Pin description

		16/32-bit	ARM926-E	JS micr	ocontroller with external memory interface
6.2	Din d	lescription			24×70, 24×70,
ble 4. Pin descrip		lescription			24× 44×
ymbol	Pin	Power Supply Domain	Туре	Reset	Description  ADC input 1 Touch Screen X minus
DIN0 (TS_XM)	U15	VDD_AD	analog in	input	ADC input 0, Touch Screen X minus
DIN1 (TS_YM)	T14	VDD_AD	analog in	input	ADC input 1, Touch Screen Y minus
DIN2 (TS_AUX_IN)	V16	VDD_AD	analog in	input	ADC input 2, Touch Screen AUX input
BGEN	G14	VDD_IOD	I: PD	input	Device test input (JTAG select = 0; boundary scan = 1)
MC_A[00] /	L3	VDD_EMC	I/O	L	EMC address bit 0
1.0			I/O		Port 1 bit 0
MC_A[01] / 1.1	L4	VDD_EMC	1/0	L	EMC address bit 1
	144	\/DD_EMO	1/0		Port 1 bit 1
MC_A[02] / 1.2	M1	VDD_EMC	I/O	L	EMC address bit 2  Port 1 bit 2
MC_A[03] /	M2	VDD_EMC	1/0	L	EMC address bit 3
1.3	IVIZ	VDD_EMC	I/O	L	Port 1 bit 3
MC_A[04] /	МЗ	VDD_EMC	I/O	L	EMC address bit 4
1.4		_	I/O		Port 1 bit 4
//C_A[05] /	N1	VDD_EMC	I/O	L	EMC address bit 5
.5			I/O		Port 1 bit 5
/IC_A[06] /	N2	VDD_EMC	I/O	L	EMC address bit 6
.6			I/O		Port 1 bit 6
MC_A[07 /	N3	VDD_EMC	I/O	L	EMC address bit 7
.7			I/O		Port 1 bit 7
MC_A[08] /	M4	VDD_EMC	I/O	L	EMC address bit 8
.8			I/O		Port 1 bit 8
MC_A[09] / 1.9	P1	VDD_EMC	I/O	L	EMC address bit 9
			I/O		Port 1 bit 9
/IC_A[10] / .10	P2	VDD_EMC	1/0	L	EMC address bit 10
	Do	VDD EMO	1/0	1	Port 1 bit 10
/IC_A[11] / .11	P3	VDD_EMC	1/0	L	EMC address bit 11
	N4	VDD_EMC	I/O I/O	L	Port 1 bit 11  EMC address bit 12
/IC_A[12] / .12	1 N <del>4</del>	V DD_EIVIC	I/O	L	Port 1 bit 12
/IC_A[13] /	R1	VDD_EMC	I/O	L	EMC address bit 13
.13	111	VDD_LIVIO	I/O		Port 1 bit 13
1C_A[14] /	R2	VDD_EMC	I/O	L	EMC address bit 14
1.14	. \_	. 22_L.W.O	I/O		Port 1 bit 14
MC_A[15] /	L1	VDD_EMC	I/O	L	EMC address bit 15
1.15	= -	•	I/O		Port 1 bit 15
MC_A[16] /	K3	VDD_EMC	I/O	L	EMC address bit 16
J_/ \      U  /	110	A DD_FINO	1, 🔾	_	LINO addition bit 10



Table 4. Pin description ... continued

	tors	16/32-hit	LARM926.	FIS micro	ocontroller with external memory interface
		10/32-010	L AINISZO-	Loo illici	occinioner with external memory interjace
ole 4. Pin descripti	ion o	continued			
mbol	Pin	Power Supply	Туре	Reset	Description
		Domain		state	
1C_A[17] /	K4	VDD_EMC	I/O	L	EMC address bit 17 Port 1 bit 17 EMC address bit 18
.17			I/O		Port 1 bit 17
1C_A[18] /	K2	VDD_EMC	I/O	L	EMC address bit 18
.18			I/O		Port 1 bit 18
1C_A[19] /	K1	VDD_EMC	I/O	L	EMC address bit 19
.19			I/O		Port 1 bit 19
1C_A[20] /	J1	VDD_EMC	I/O	L	EMC address bit 20
.20			I/O		Port 1 bit 20
1C_A[21] /	J2	VDD_EMC	I/O	L	EMC address bit 21
.21			I/O		Port 1 bit 21
1C_A[22] /	J3	VDD_EMC	I/O	L	EMC address bit 22
.22			I/O		Port 1 bit 22
1C_A[23] /	J4	VDD_EMC	I/O	L	EMC address bit 23
.23			I/O		Port 1 bit 23
1C_BLS[0]	U14	VDD_EMC	0	Н	Static memory byte lane 0 select
IC_BLS[1]	T13	VDD_EMC	0	Н	Static memory byte lane 1 select
IC_BLS[2]	R12	VDD_EMC	0	Н	Static memory byte lane 2 select
1C_BLS[3]	P12	VDD_EMC	0	Н	Static memory byte lane 3 select
IC_CAS_N	R5	VDD_EMC	0	Н	SDRAM column address strobe out, active low
IC_CKE0	U3	VDD_EMC	0	L	Clock enable out for SDRAM bank 0
IC_CKE1	L2	VDD_EMC	0	L	Clock enable out for SDRAM bank 1
1C_CLK	T3	VDD_EMC	0	L/R	SDRAM clock out
IC_CLKIN	T4	VDD_EMC	ı		SDRAM clock feedback
				input	
IC_CS0_N	U13	VDD_EMC	0	Н	EMC static memory chip select 0
1C_CS1_N	R11	VDD_EMC	0	Н	EMC static memory chip select 1
1C_CS2_N	T12	VDD_EMC	0	Н	EMC static memory chip select 2
IC_CS3_N	V15	VDD_EMC	0	H	EMC static memory chip select 3
1C_D[00]	U4	VDD_EMC	I/O [1]	input	EMC data bit 0
1C_D[01]	R7	VDD_EMC	I/O [1]	input	EMC data bit 1
1C_D[02]	T5	VDD_EMC	I/O [1]	input	EMC data bit 2
1C_D[03]	U5	VDD_EMC	I/O [1]	input	EMC data bit 3
IC_D[04]	V3	VDD_EMC	I/O [1]	input	EMC data bit 4
IC_D[05]	V4	VDD_EMC	I/O [1]	input	EMC data bit 5
1C_D[06]	T6	VDD_EMC	I/O [1]	input	EMC data bit 6
1C_D[07]	R8	VDD_EMC	I/O [1]	input	EMC data bit 7
1C_D[08]	V5	VDD_EMC	I/O [1]	input	EMC data bit 8
1C_D[09]	U6	VDD_EMC	I/O [1]	input	EMC data bit 9
1C_D[10]	V6	VDD_EMC	I/O [1]	input	EMC data bit 10
1C_D[11]	T7	VDD_EMC	I/O [1]	input	EMC data bit 11
	U7	VDD_EMC	I/O [1]	input	EMC data bit 12



Table 4. Pin description ...continued

Table 4. Pin desci	riptionc	continued				4
Symbol	Pin	Power Supply Domain	Type	Reset state	Description	
EMC_D[13]	V7	VDD_EMC	I/O [1]	input	EMC data bit 13	^
EMC_D[14]	T8	VDD_EMC	I/O [1]	input	EMC data bit 14	3
EMC_D[15]	U8	VDD_EMC	I/O [1]	input	EMC data bit 15	
EMC_D[16]/ EMC_DQS0	V8	VDD_EMC	I/O [1]	input	EMC data bit 16, DDR data strobe 0 I/O	
EMC_D[17]/ EMC_DQS1	R9	VDD_EMC	I/O [1]	input	EMC data bit 17, DDR data strobe 1 I/O	
EMC_D[18]/ EMC_CLK_N	V9	VDD_EMC	I/O	input	EMC data bit 18, DDR inverted clock out	
EMC_D[19] /	U9	VDD_EMC	I/O	input	EMC data bit 19	
P2.0			I/O		parallel I/O bit 0	
EMC_D[20] /	Т9	VDD_EMC	I/O	input	EMC data bit 20	
P2.1			I/O		parallel I/O bit 1	
EMC_D[21] /	V10	VDD_EMC	I/O	input	EMC data bit 21	
P2.2			I/O		parallel I/O bit 2	
EMC_D[22] /	U10	VDD_EMC	I/O	input	EMC data bit 22	
P2.3			I/O		parallel I/O bit 3	
EMC_D[23] /	T10	VDD_EMC	I/O	input	EMC data bit 23	
P2.4			I/O		parallel I/O bit 4	
EMC_D[24] /	R10	VDD_EMC	I/O	input	EMC data bit 24	
P2.5			I/O		parallel I/O bit 5	
EMC_D[25] /	V11	VDD_EMC	I/O	input	EMC data bit 25	
P2.6			I/O		parallel I/O bit 6	
EMC_D[26] /	U11	VDD_EMC	I/O	input	EMC data bit 26	
P2.7			I/O		parallel I/O bit 7	
EMC_D[27] /	T11	VDD_EMC	I/O	input	EMC data bit 27	
P2.8			I/O		parallel I/O bit 8	
EMC_D[28] /	V12	VDD_EMC	I/O	input	EMC data bit 28	
P2.9			I/O		parallel I/O bit 9	
EMC_D[29] /	V13	VDD_EMC	I/O	input	EMC data bit 29	
P2.10			I/O		parallel I/O bit 10	
EMC_D[30] /	U12	VDD_EMC	I/O	input	EMC data bit 30	
P2.11			I/O		parallel I/O bit 11	
EMC_D[31] /	V14	VDD_EMC	I/O	input	EMC data bit 31	
P2.12			I/O		parallel I/O bit 12	
EMC_DQM[0]	R3	VDD_EMC	0	L	SDRAM data mask 0 out	
EMC_DQM[1]	P4	VDD_EMC	0	L	SDRAM data mask 1 out	
EMC_DQM[2]	T1	VDD_EMC	0	L	SDRAM data mask 2 out	
EMC_DQM[3]	P5	VDD_EMC	0	L	SDRAM data mask 3 out	
EMC_DYCS0_N	R6	VDD_EMC	0	Н	SDRAM active low chip select 0	
EMC_DYCS1_N	G1	VDD_EMC	0	Н	SDRAM active low chip select 1	



Pin description continued

NXP Semicond	uctors	16/32-bit	: ARM926-	EJS micro	LPC32x0 controller with external memory interface  Description  EMC static memory output enable  SDRAM row address strobe, active low  EMC write strobe, active low  Flash address latch enable
Table 4. Pin descr	riptionc	continued			Op. Op.
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description
EMC_OE_N	H1	VDD_EMC	0	Н	EMC static memory output enable
EMC_RAS_N	T2	VDD_EMC	0	Н	SDRAM row address strobe, active low
EMC_WR_N	R4	VDD_EMC	0	Н	EMC write strobe, active low
FLASH_ALE	D2	VDD_IOC	0	L	Flash address latch enable
FLASH_CE_N	E3	VDD_IOC	0	Н	Flash chip enable
FLASH_CLE	F3	VDD_IOC	0	L	Flash command latch enable
FLASH_IO[00]	H2	VDD_IOC	I/O [1]	input	Flash data bus, bit 0
FLASH_IO[01]	НЗ	VDD_IOC	I/O [1]	input	Flash data bus, bit 1
FLASH_IO[02]	F1	VDD_IOC	I/O [1]	input	Flash data bus, bit 2
FLASH_IO[03]	E1	VDD_IOC	I/O [1]	input	Flash data bus, bit 3
FLASH_IO[04]	H4	VDD_IOC	I/O [1]	input	Flash data bus, bit 4
FLASH_IO[05]	G2	VDD_IOC	I/O [1]	input	Flash data bus, bit 5
FLASH_IO[06]	G3	VDD_IOC	I/O [1]	input	Flash data bus, bit 6
FLASH_IO[07]	E2	VDD_IOC	I/O [1]	input	Flash data bus, bit 7
FLASH_RD_N	C1	VDD_IOC	0	Н	Flash read enable
FLASH_RDY	D1	VDD_IOC	ı	input	Flash ready (from Flash device)
FLASH_WR_N	F2	VDD_IOC	0	Н	Flash write enable
GPI_00 /	C16	VDD_IOD	ı	input	GP input 00
I2S1RX_SDA			1	·	I2S1 Receive data
GPI_01 /	C15	VDD_IOD	ı	input	GP input 01
SERVICE_N		_	<u> </u>	•	boot select input
GPI_02 /	C14	VDD_IOD	ı	input	GP input 02
CAP2.0 /			<u> </u>	•	
ENET_RXD3			<u> </u>		Ethernet receive data 3
GPI_03	F4	VDD_IOC		input	GP input 03
GPI_04 /	E13	VDD_IOD		•	•
SPI1_BUSY		_	<u> </u>		•
GPI_05 /	N16	VDD_IOA	l	input	
U3_DCD			<u> </u>		•
GPI_06 /	C7	VDD_IOB	<u> </u>	input	•
HSTIM_CAP /			<u> </u>		·
ENET_RXD2			1		· · · · · · · · · · · · · · · · · · ·
GPI_07 /	D13	VDD_IOD	1	input	
CAP4.0 /	0	<u>-</u> . • -	<u> </u>	•	
MCABORT			<u> </u>	•	· · ·
GPI_08 /	B16	VDD_IOD	<u> </u>	•	· · · · · · · · · · · · · · · · · · ·
KEY_COL6 /	210		· I	pat	·
SPI2_BUSY /			· I	H Flash chip enable  L Flash command latch enable input Flash data bus, bit 0 input Flash data bus, bit 1 input Flash data bus, bit 2 input Flash data bus, bit 3 input Flash data bus, bit 4 input Flash data bus, bit 5 input Flash data bus, bit 5 input Flash data bus, bit 6 input Flash data bus, bit 7 H Flash read enable input Flash ready (from Flash device H Flash write enable input GP input 00 I2S1 Receive data input GP input 01 boot select input input GP input 02 Timer 2 Cap 0 Ethernet receive data 3 input GP input 03 input GP input 04 SPI1 busy input input GP input 05 Uart 3 data carrier detect input input GP input 06 HS timer capture input Ethernet receive data 2 input GP input 07 input Timer 4 capture input input Motor control PWM fast abort i input GP input 08 keyscan column 6 input SPI2 busy input	<u> </u>
ENET_RX_DV			· I		
			I		Ethernet receive data valid input



Table 4 Pin description ...continued

NXP Semicondu	ictors	16/32-bi	t ARM926	-EJS micro	LPC32x0 ocontroller with external memory interface Description
able 4. Pin descri	ptiona	continued			Top Top To
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description  GP input 09 keyscan column 7 input Ethernet collision input
GPI_09 /	E12	VDD_IOD	I	input	GP input 09
KEY_COL7 / ENET_COL			I		keyscan column 7 input
INET_COL			I		Ethernet collision input
GPI_19 /	B15	VDD_IOD	I	input	GP input 19
J4_RX			I		Uart 4 receive
GPI_28 / J3_RI	N17	VDD_IOA	I	input	GP input 28
			l		Uart 3 ring indicator input
GPIO_00	A12	VDD_IOD	I/O	input	GP I/O 00
GPIO_01	A11	VDD_IOD	I/O	input	GP I/O 01
GPIO_02 /	D9	VDD_IOD	I/O	input	GP I/O 02
<pre>KEY_ROW6 / ENET_MDC</pre>			0		keyscan row 6 output
-NE1_MB0			0		Ethernet PHY interface clock
SPIO_03 /	C11	VDD_IOD	I/O	input	GP I/O 03
<pre>KEY_ROW7 / ENET_MDIO</pre>			I/O		keyscan row 7 output
			I/O		Ethernet PHY interface data
SPIO_04 /	B11	VDD_IOD	I/O	input	GP I/O 04
SSEL1 / .CDVD[22]			I/O		SSP1 Slave Select
			I/O		LCD data bit 22
GPIO_05 /	E9	VDD_IOD	I/O	input	GP I/O 05
SSEL0 / MCFB0			I/O		SSP0 Slave Select
			I/O		Motor control channel 0, feedback input
GPO_00 /	C3	VDD_IOC	0	L	GP out 00
rst_clk1					test clock 1 out
GPO_01	D4	VDD_IOC	0	L	GP out 01
GPO_02 /	B14	VDD_IOD	0	L	GP out 02
MAT1.0 / _CDVD[0]			0	L	Timer 1 Match 0
			0	L	LCD data bit 0
GPO_03 /	D12	VDD_IOD	0	Н	GP out 03
_CDVD[1]			0		LCD data bit 1
GPO_04	D8	VDD_IOB	0	L	GP out 04
GPO_05	В3	VDD_IOC	0	Н	GP out 05
GPO_06 / _CDVD[18]	A16	VDD_IOD	0	L	GP out 06
			0		LCD data bit 18
GPO_07 /	A15	VDD_IOD	0	Н	GP out 07
_CDVD[2]			0		LCD data bit 2
GPO_08 /	C13	VDD_IOD	0	L	GP out 08
_CDVD[8]			0		LCD data bit 8
GPO_09 /	C12	VDD_IOD	0	L	GP out 09
.CDVD[9]			0		LCD data bit 9



Table 4 Pin description ...continued

~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~					
rocontroller with external memory interfac	JS micro	: ARM926-I	16/32-bit		
24/2 24/2					
OR OR			continued	ionco	le 4. Pin descript
LPC32x0 rocontroller with external memory interface	Reset state	Туре	Power Supply Domain	Pin	mbol
GP out 10  Motor control PWM channel 2, output B  LCD panel power enable	L	0	VDD_IOD	E11	O_10 /
Motor control PWM channel 2, output B		0			2B / DPWR
LCD panel power enable		0			JE VVI
GP out 11	L	0	VDD_IOB	E8	O_11
GP out 12	L	0	VDD_IOD	B12	0_12 /
Motor control PWM channel 2, output A		0			2A / DLE
LCD line end signal		0			<i></i>
GP out 13	L	0	VDD_IOD	B13	O_13 /
Motor control PWM channel 1, output B		0			1B /
LCD clock output		0			DDCLK
GP out 14	L	0	VDD_IOC	D3	O_14
GP out 15	L	0	VDD_IOD	A14	O_15 /
Motor control PWM channel 1, output A		0			1A /
LCD frame/sync pulse		0			DFP
GP out 16	L	0	VDD_IOD	D10	O_16 /
Motor control PWM channel 0, output B		0			OB /
LCD STN AC bias / TFT data enable		0			DENAB / LCDM
GP out 17	L	0	VDD_IOA	N18	D_17
GP out 18	L	0	VDD_IOD	D11	D_18 /
Motor control PWM channel 0, output A		0			0A /
LCD line sync / horizontal sync		0			DLP
GP out 19	L	0	VDD_IOC	C2	O_19
GP out 20	Н	0	VDD_IOC	B2	O_20
GP out 21	L	0	VDD_IOD	A13	O_21 /
Uart 4 transmit		0			_TX /
LCD data bit 3		0			DVD[3]
GP out 22	L	0	VDD_IOD	E10	O_22 /
HS Uart 7 RTS out		0			_HRTS /
LCD data bit 14		0			DVD[14]]
GP out 23	L	0	VDD_IOA	M16	0_23 /
HS Uart 2 RTS out		0			_HRTS /
Uart 3 RTS out		0			_RTS
Core voltage control out	L	0	VDD_IOD	H16	SHCORE /
LCD data bit 17		0	<u>-</u> ·		DVD[17]
I2C1 serial clock input/output	T	I/O	VDD_IOB	A5	1_SCL
I2C1 serial data input/output	T	I/O	VDD_IOB	B6	1_SDA
I2C2 serial clock input/output	T	I/O	VDD_IOC	A3	2_SCL
I2C2 serial clock input/output	T	I/O	VDD_IOC	E4	2_SDA
I2S1 transmit clock	L	I/O	VDD_IOC VDD_IOB	A4	1TX_CLK /
1201 transmit GOCK	L	1/0	מטו_עעי	A4	T3.0



Table 4 Pin description ...continued

		16/32-bi	t ARM926-	EJS micr	ocontroller with external memory interface
able 4. Pin descri	intion	continued			RACTOR RACTOR
Symbol	Pin	Power Supply Domain	Туре	Reset state	LPC32x0 ocontroller with external memory interface Description
2S1TX_SDA /	E7	VDD_IOB	I/O	input	I2S1 transmit data Timer 3 Match 1 I2S1 transmit word select
//AT3.1			I/O		Timer 3 Match 1
2S1TX_WS /	B4	VDD_IOB	I/O	input	I2S1 transmit word select
CAP3.0			I/O		Timer 3 Cap 0
TAG_NTRST	H17	VDD_IOD	I : PU	input	JTAG1 reset input
TAG_RTCK	H18	VDD_IOD	0	L	JTAG1 return clock out
TAG_TCK	H14	VDD_IOD	I	input	JTAG1 clock input
TAG_TDI	J16	VDD_IOD	I : PU	input	JTAG1 data input
TAG_TDO	J15	VDD_IOD	0	L	JTAG1 data out
TAG_TMS	G18	VDD_IOD	I : PU	input	TAG1 test mode select input
EY_COL0 /	F15	VDD_IOD	I	input	Keyscan column 0 input
NET_TX_CLK			I		Ethernet transmit clock
EY_COL1 /	E16	VDD_IOD	I	input	Keyscan column 1 input,
NET_RX_CLK /			I		Ethernet receive clock (MII mode)
NET_REF_CLK			I		Ethernet reference clock (RMII mode)
EY_COL2 /	D17	VDD_IOD	I	input	Keyscan column 2 input
NET_RX_ER			I		Ethernet receive error input
EY_COL3 /	D18	VDD_IOD	I	input	Keyscan column 3 input
NET_CRS			I		Ethernet carrier sense input
EY_COL4 /	G15	VDD_IOD	ı	input	Keyscan column 4 input
NET_RXD0			I		Ethernet receive data 0
EY_COL5 /	F16	VDD_IOD	I	input	Keyscan column 5 input
NET_RXD1			I		Ethernet receive data 1
EY_ROW0 /	E15	VDD_IOD	I/O	Н	Keyscan row 0 out
NET_TX_ER			I/O		Ethernet transmit error
EY_ROW1 /	E14	VDD_IOD	I/O	Н	Keyscan row 1 out
NET_TXD2			I/O		Ethernet transmit data 2
EY_ROW2 /	F14	VDD_IOD	I/O	Н	Keyscan row 2 out
NET_TXD3			I/O		Ethernet transmit data 3
EY_ROW3 /	D16	VDD_IOD	I/O	Н	Keyscan row 3 out
NET_TX_EN			I/O		Ethernet transmit enable
EY_ROW4 /	C17	VDD_IOD	I/O	Н	Keyscan row 4 out
NET_TXD0			I/O		Ethernet transmit data 0
EY_ROW5 /	C18	VDD_IOD	I/O	Н	Keyscan row 5 out
NET_TXD1			I/O		Ethernet transmit data 1
IS_BS /	A6	VDD_IOD	I/O	L	MS/SD card command out
IAT2.1		_	I/O		Timer 2 Match 1
S_DIO0 / AT0.0	A8	VDD_IOD	I/O	input	MS/SD card data 0
VI U.U			I/O		Timer 0 Match 0



Table 4 Pin description ...continued

NXP Semicondu	uctors				LPC32x0 ocontroller with external memory interface  Description
		16/32-bit	: ARM926-I	EJS micro	ocontroller with external memory interface
Table 4. Pin descr	iptionc	continued			Op Op
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description  MS/SD card data 1  Timer 0 Match 1  MS/SD card data 2
MS_DIO1 /	A7	VDD_IOD	I/O	input	MS/SD card data 1
MAT0.1			I/O		Timer 0 Match 1
MS_DIO2 /	B8	VDD_IOD	I/O	input	MS/SD card data 2
MAT0.2			I/O		Timer 0 Match 2
NS_DIO3 /	C8	VDD_IOD	I/O	input	MS/SD card data 3
1AT0.3			I/O		Timer 0 Match 3
MS_SCLK /	В7	VDD_IOD	I/O	L	MS/SD card clock out
MAT2.0			I/O		Timer 2 Match 0
N.C.	B17	-			pin not connected
N.C.	U17	-			pin not connected
N.C.	U2	-			pin not connected
ONSW	M15	VDD_RTC	0	L	RTC match out for external power control
20.0 /	B5	VDD_IOB	I/O	input	Port 0 bit 0
2S1RX_CLK			I/O		I2S1 receive clock
0.1 /	D7	VDD_IOB	I/O	input	Port 0 bit 1
2S1RX_WS			I/O		I2S1 receive word select
P0.2 /	M17	VDD_IOA	I/O	input	Port 0 bit 2
2S0RX_SDA /			I/O		I2S0 receive data
_CDVD[4]			I/O		LCD data bit 4
20.3 /	M18	VDD_IOA	I/O	input	Port 0 bit 3
2S0RX_CLK /		_	I/O	<u> </u>	I2S0 receive clock
.CDVD[5]			I/O		LCD data bit 5
P0.4 /	L15	VDD_IOA	I/O	input	Port 0 bit 4
2S0RX_WS /			I/O	<u> </u>	I2S0 receive word select
.CDVD[6]			I/O		LCD data bit 6
20.5 /	L16	VDD_IOA	I/O	input	Port 0 bit 5
2S0TX_SDA /		_ `	I/O	<u> </u>	I2S0 transmit data
.CDVD[7]			I/O		LCD data bit 7
0.6 /	L17	7 VDD_IOA	I/O	input	Port 0 bit 6
2S0TX_CLK/		<del>-</del>	I/O	•	I2S0 transmit clock
CDVD[12]			I/O		LCD data bit 12
20.7 /	L18	L18 VDD_IOA	I/O	input	Port 0 bit 7
2S0TX_WS /	210		I/O	11 7 7	I2S0 transmit word select
CDVD[13]			I/O		LCD data bit 13
PLL397_LOOP	R14	VDD_AD	analog filter		PLL397 loop filter (for external components)
PWM_OUT1 /	D14	VDD_IOD	0	L	PWM1 out
_CDVD[16]	D14	V D D_10 D	0		LCD data bit 16
			J		LOD data bit 10



Table 4. Pin description ... continued

P Semiconduc	ctors				, LPC3ZXU				
IXP Semiconductors  16/32-bit ARM926-EJS microcontroller with external memory interface  able 4. Pin descriptioncontinued  Symbol Pin Power Supply Type Reset Description state									
mbol	Pin	Power Supply Domain	Туре	Reset	Description				
M_OUT2 /	D15	VDD_IOD	0	L	PWM2 out internal irq/fiq status LCD data bit 19				
DVD[19]	2.0		0		internal irq/fiq status				
			0		LCD data bit 19				
SET_N	M14	VDD_RTC		input	Reset input, active low				
SOUT_N	G4	VDD_IOC	0	L/H	Reset out. Reflects external & WDT reset				
CX_IN	P16	VDD_RTC	analog in	input	RTC oscillator input				
CX_OUT	P17	VDD_RTC	analog out	output	RTC oscillator output				
1_CLK /	C9	VDD_IOD	0	input	SPI1 clock out				
<b>K</b> 0		<del>-</del>	0	•	SSP0 clock out				
1_DATIN /	C10	VDD_IOD	I/O	input	SPI1 data in				
O0 /		_	I/O	•	SSP0 MISO				
_25 / FB1			I/O		GPI bit 25				
D1			I		Motor control channel 1, feedback input				
_DATIO /	В9	VDD_IOD	I/O	input	SPI1 data out (and opt. input)				
510 /			I/O	· ·	SSP0 MOSI				
B2			I		Motor control channel 2, feedback input				
_CLK /	B10	VDD_IOD	I/O	input	SPI2 clock out				
1 /			I/O	•	SSP1 clock out				
D[23]			I/O		LCD data bit 23				
DATIO /	A9	VDD_IOD	I/O	input	SPI2 data out (and opt. input)				
I1 /		<del>_</del> -	I/O	•	SSP1 MOSI				
/D[20]			I/O		LCD data bit 20				
_DATIN /	A10	VDD_IOD	I/O	input	SPI2 data in				
01 /			I/O		SSP1 MISO				
VD[21] / _27			I/O		LCD data 21				
-			I/O		GPI bit 27				
CLKEN /	G17	VDD_IOD	I/O	Н	Clock request out for external clock source				
/D[15]			I/O		LCD data bit 15				
X_IN	T17	VDD_AD	analog in	input	System clock oscillator input				
K_OUT	R15	VDD_AD	analog out	output	System clock oscillator output				
 D	R13	VDD_AD	I/O	T	Touchscreen X output				
Р	U16	VDD_AD	I/O	T	Touchscreen Y output				
_CLK2	C6	VDD_IOB	0	L	Test clock 2 out				
RX /	K15	VDD_IOA	I/O	input	HS Uart 1 receive				
1.0 /	Kio	VDD_10/1	I/O	•	Timer 1 Cap 0				
_15					·				
10			I/O		GPI bit 15				



Table 4. Pin description ... continued

IXP Semicond	uctors				LPC32X0
		16/32-bit	t ARM926-	·EJS micro	LPC32x0 ocontroller with external memory interface
able 4. Pin desci	riptionc	ontinued			Op. Op.
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description  HS Uart 2 Clear to Send input  Uart 3 Clear to Send  GPI bit 16
J2_HCTS /	J18	J18 VDD_IOA	I/O	input	HS Uart 2 Clear to Send input
J3_CTS / SPI_16			I		Uart 3 Clear to Send
11_10			I/O		GPI bit 16
2_RX /	K18	VDD_IOA	I/O	input	HS Uart 2 receive
B_DSR /			I/O		Uart 3 data set ready
PI_17			I/O		GPI bit 17
2_TX /	K17	VDD_IOA	0	Н	HS Uart 2 transmit
B_DTR			0		Uart 3 data terminal ready out
3_RX /	J14	VDD_IOD	I/O	input	Uart 3 receive
PI_18			I/O		GPI bit 18
_TX	J17	VDD_IOD	0	Н	Uart 3 transmit
_RX /	F18	VDD_IOD	I/O	input	Uart 5 receive
_20			I		GPI bit 20
TX	H15	VDD_IOD	0	Н	Uart 5 transmit
IRRX /	F17	17 VDD_IOD	I/O	input	Uart 6 receive (with IrDA)
_21			I		GPI bit 21
RTX	G16	VDD_IOD	0	L	Uart 6 transmit (with IrDA)
HCTS /	G13	VDD_IOD	<u> </u>	input	HS Uart 7 CTS in
P0.1 / OCLKIN /			<u> </u>		Timer 0 Cap 1
_22			<u> </u>		LCD panel clk in
			l		GPI bit 22
RX /	E17	VDD_IOD	I/O	input	HS Uart 7 receive
P0.0 / DVD[10] /			I/O		Timer 0 Cap 0
_23			I/O		LCD data bit 10
			I/O		GPI bit 23
TX /	E18	VDD_IOD	0	Н	HS Uart 7 transmit
Γ1.1 / DVD[11]			0		Timer 1 Match 1
			0		LCD data bit 11
B_ATX_INT_N	C4	VDD_IOC	1	input	Interrupt from USB ATX
B_DAT_VP / .RX	D5	VDD_IOC	I/O	input	USB transmit data, D+ receive
			I/O		Uart 5 receive
3_I2C_SCL	E5	VDD_IOC	I/O	T	I2C clock for USB ATX interface
3_I2C_SDA	E6	VDD_IOC	I/O	Т	I2C data for USB ATX interface
B_OE_TP_N	D6	VDD_IOC	I/O	Н	USB transmit enable for DAT/SE0
B_SE0_ VM /	C5	VDD_IOC	I/O	input	USB single ended zero transmit, D- Receive
TX			I/O	input	Uart 5 transmit
_AD	N12, N13	VDD_AD	power	-	2.8V supply for ADC (TS)



Table 4. Pin description ... continued

	ocontroller with external memory interface				
able 4. Pin descr	iptionco				
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description
VDD_CORE	G7, G9, G11, J7, J12, M7, M11	VDD_CORE	power		1.2 V (or 0.9 V) supply for core
VDD_COREFXD	L12, M13	VDD_COREFXD	power		Fixed 1.2 V supply for core
VDD_EMC	J6, K6, K7, L6, M6, M8, N7, N8, N9	VDD_EMC	power		1.8 V supply or 2.8 V supply for External Memory Controller (EMC)
VDD_IOA	H13, J13	VDD_IOA	power		1.8 V or 3 V supply for IOA Domain
VDD_IOB	F8	VDD_IOB	power		1.8 V or 3 V supply for IOB Domain
VDD_IOC	F7, G6, H6, J5	VDD_IOC	power		1.8 V or 3 V supply for IOC Domain
VDD_IOD	F13, F9	VDD_IOD	power		1.8 V to 3 V supply for IOD Domain
VDD_OSC	T18	VDD_IOD	power		1.2 V supply for main oscillator
VDD_PLL397	T16	VDD_PLL397	power		1.2 V supply for 397x PLL
VDD_PLLHCLK	R17	VDD_PLLHCLK	power		1.2 V supply for HCLK PLL
/DD_PLLUSB	P15	VDD_PLLUSB	power		1.2 V supply for USB PLL
/DD_FUSE	N14	VDD_FUSE	power		1.2 V supply
/DD_RTC	K14	VDD_RTC	power		1.2 V supply for RTC I/O
/DD_RTCCORE	L13	VDD_RTCCORE	power		1.2 V supply for RTC
/DD_RTCOSC	N15	VDD_RTCOSC	power		1.2 V supply for RTC oscillator
/SS_AD	P13		power		Ground for ADC (Touchscreen)
VSS_CORE	G8, G10, G12, H7, K12, L7, M9, M10,		power		Ground for core



Table 4. Pin description ... continued

IXP Sen	niconductors	16/32-bit	t ARM926-EJ	LPC32x0 ARM926-EJS microcontroller with external memory interface				
able 4.	Pin descriptionco	ontinued			AND AND DA			
Symbol	Pin	Power Supply Domain	Туре	Reset state	Description			
/SS_EMC	K5, L5, M5, N5, N6, P6, P7, P8, P9, P10,		power		Description Ground for EMC			
SS_IOA	K13		power		Ground for 1.8V or 3V I/O			
SS_IOB	F6		power		Ground for 1.8V or 3V I/O for GPI_06, GPO_04/11, I2C1			
/SS_IOC	F5, G5, H5		power		Ground IOC Domain			
/SS_IOD	F10, F11, F12, H12		power		Ground IOD Domain			
/SS_OSC	P14		power		Ground for main oscillator			
/SS_PLL39	7 T15		power		Ground for 397x PLL			
/SS_PLLH(	CLK R18		power		Ground for HCLK PLL			
/SS_PLLUS	SB R16		power		Ground for USB PLL			
/SS_RTCC	ORE L14		power		Ground for RTC			
/SS_RTCO	SC P18		power		Ground for RTC oscillator			

<sup>[1]</sup> BK: pin has a bus keeper function that weakly retains the last level driven on an I/O pin when it is switched from output to input.

### 16/32-bit ARM926-EJS microcontroller with external memory interface

# 7. Functional description

## 7.1 CPU and Subsystems

#### 7.1.1 CPU

NXP created the LPC32x0 family using an ARM926EJ-S CPU core that includes a Harvard architecture and a 5-stage pipeline. To this ARM core, NXP implemented a 32KB Instruction Cache, a 32 KB Data Cache and a Vector Floating Point coprocessor. The ARM926EJ-S core also has an integral Memory Management Unit (MMU) to provide the virtual memory capabilities required to support the multi-programming demands of modern operating systems. The basic ARM926EJ-S core V5TE instruction set includes DSP instruction extensions for native Jazelle Java Byte-code execution in hardware. The LPC32x0 family operates at CPU frequencies up to 266 MHz.

#### 7.1.2 Vector Floating Point (VFP) coprocessor

The LPC32x0 family includes a VFP co-processor providing full support for single-precision and double-precision add, subtract, multiply, divide, and multiply-accumulate operations at CPU clock speeds. It is compliant with the IEEE 754 standard for binary Floating-Point Arithmetic. This hardware floating point capability makes the microcontroller suitable for advanced Motor control and DSP applications. The VFP has 3 separate pipelines for Floating-point MAC operations, divide or square root operations, and Load/Store operations. These pipelines operate in parallel and can complete execution out of order. All single-precision instructions execute in one cycle, except the divide and square root instructions. All double-precision multiply and multiply-accumulate instructions take two cycles. The VFP also provides format conversions between floating-point and integer word formats.

### 7.1.3 Emulation and debugging

The LPC32x0 family supports emulation and debugging via a dedicated JTAG serial port. An Embedded Trace Buffer allows tracing program execution. The dedicated JTAG port allows debugging of all chip features without impact to any pins that may be used in the application.

#### **Embedded ICE**

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an Embedded ICE protocol converter. The Embedded ICE protocol converter converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or entering the debug state.

#### **Embedded Trace Buffer**

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

The Embedded Trace Module (ETM) is connected directly to the ARM core. It compresses the trace information and exports it through a narrow trace port. An internal Embedded Trace Buffer of 2 k  $\times$  24 bits captures the trace information under software debugger control. Data from the Embedded Trace Buffer is recovered by the debug software through the JTAG port.

The trace contains information about when the ARM core switches between states. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. For data accesses either data or address or both can be traced.

#### 7.2 AHB matrix

The LPC32x0 family has a multi-layer AHB matrix for inter-block communication. AHB is an ARM defined high-speed bus, which is part of the ARM bus architecture. AHB is a high-bandwidth low-latency bus that supports multi-master arbitration and a bus grant/request mechanism. For systems that have only one (CPU), or two (CPU and DMA) bus masters a simple AHB works well. However, if a system requires multiple bus masters and the CPU needs access to external memory, a single AHB bus can cause a bottleneck.

To increase performance, the LPC32x0 family uses an expanded AHB architecture known as Multi-layer AHB. A Multi-layer AHB replaces the request/grant and arbitration mechanism used in a simple AHB with an interconnect matrix that moves arbitration out toward the slave devices. Thus, if a CPU and a DMA controller want access to the same memory, the interconnect matrix arbitrates between the two when granting access to the memory. This advanced architecture allows simultaneous access by bus masters to different resources with an increase in arbitration complexity. In this architectural implementation, removing guaranteed central arbitration and allowing more than one bus master to be active at the same time provides better overall microcontroller performance.

In the LPC32x0 family, the Multi-Layer AHB system has a separate bus for each of seven AHB Masters:

- CPU Data bus
- CPU Instruction bus
- General purpose DMA Master 0
- General purpose DMA Master 1
- Ethernet Controller
- USB Controller
- LCD Controller

There are no arbitration delays unless two masters attempt to access the same slave at the same time.

#### **7.2.1 APB bus**

Many peripheral functions are accessed by on-chip APB busses that are attached to the higher speed AHB bus. The APB bus performs reads and writes to peripheral registers in three peripheral clocks.

23 of 70

### 16/32-bit ARM926-EJS microcontroller with external memory interface

#### 7.2.2 FAB bus

Some peripherals are placed on a special bus called FAB that allows faster CPU access to those peripheral functions. A write access to FAB peripherals takes a single AHB clock and a read access to FAB peripherals takes two AHB clocks.

## 7.3 Physical Memory map

The Physical memory map incorporates several distinct regions, as shown in <u>Figure 3</u>. When an application is running, the CPU interrupt vectors are re-mapped to allow them to reside in on-chip SRAM (IRAM).



		4	O. O.
4.0 GB			OXFFFF FFF
		RESERVED)	0xE400 0000
		EMC_CS3	0xE3FF FFF 0xE300 0000
		EMC_CS2	0xE2FF FFF 0xE200 0000
		EMC_CS1	0xE1FF FFF 0xE100 0000
		EMC_CS0	0xE0FF FFF
off-chip memory {			0xE000 0000 0xDFFF FFF
	,	(RESERVED)	0xC000 0000
		EMC_DYSC1	0xBFFF FFF
			0xA000 0000 0x9FFF FFF
2.0 GB		EMC_DYSC0	0x8000 0000 0x7FFF FFF
	1	(RESERVED)	
(			0x5000 0000 0x4FFF FFF
			0.41111111
peripherals on AHB	1	RESERVED)	
matrix slave port 7			
	APB peripherals	0x4008 0000 to 0x400F FFFF	_
1.0 GB	FAB peripherals	0x4000 0000 to 0x4007 FFFF	0x4000 0000
			0x3FFF FFF
		RESERVED)	
peripherals on AHB matrix slave port 6			
700 MD	AHB peripherals	0x3000 0000 to 0x31FF FFFF	0x3000 0000
768 MB		RESERVED)	0x2FFF FFF
peripherals on AHB		·	
matrix slave port 5	AHB peripherals	0x200A 0000 to 0x200B FFFF	_
	APB peripherals	0x2008 0000 to 0x2009 FFFF	_
	AHB peripherals	0x2000 0000 to 0x2007 FFFF	0x2000 0000
			0x1FFF FFF
		(RESERVED)	
(			0x1000 0000 0x0FFF FFF
	IROM	0x0C00 0000 to 0x0FFF FFFF	-
on-chip memory {	IRAM	0x0800 0000 to 0x0BFF FFFF	-
	dummy for DMA garbage	0x0400 0000 to 0x07FF FFFF	-
0.0 GB	IROM or IRAM	0x0000 0000 to 0x03FF FFFF	0x0000 0000

### 16/32-bit ARM926-EJS microcontroller with external memory interface

### 7.4 Internal Memory

#### **On-Chip ROM**

The built-in 16 KB ROM contains a program which runs a boot procedure to load code from one of four external sources, UART5, SSP0 SPI, EMC Static CS0 memory, or NAND FLASH.

After reset, execution always begins from the internal ROM. The bootstrap software first reads the SERVICE\_N input (GPI\_01). If SERVICE\_N is low, the bootstrap starts a service boot and can download a program over serial link UART5 to IRAM and transfer execution to the downloaded code.

If the SERVICE\_N pin is high, the bootstrap routine jumps to normal boot. The normal boot process first tests SPI memory for boot information if present it uploads the boot code and transfers execution to the uploaded software. If the SPI is not present or no software is loaded, the bootloader will test the EMC Static CS0 memory for the presence of boot code and if present boots from static memory, If this test fails the boot loader will test external NAND Flash for boot code and boot if code is present.

The Boot loader consumes no user memory space because it is in ROM.

#### **On-Chip SRAM**

On-chip SRAM may be used for code and/or data storage. The SRAM may be accessed as 8, 16, or 32 bit memory. The LPC32x0 family provides 256 KB of internal SRAM.

### 7.5 External Memory Interfaces

The LPC32x0 family includes three external memory interfaces, NAND Flash controllers, Secure Digital Memory Controller, and an external memory controller for SDRAM, DDR SDRAM, and Static Memory devices.

#### 7.5.1 NAND flash controllers

The LPC32x0 family includes two NAND flash controllers, one for multi-level NAND flash devices and one for single-level NAND flash devices. The two NAND flash controllers use the same pins to interface to external NAND flash devices, so only one interface is active at a time.

#### Multi-Level Cell (MLC) NAND flash controller

The MLC NAND flash controller interfaces to either multi-level or single-level NAND flash devices. An external NAND flash device is used to allow the bootloader to automatically load a portion of the application code into internal SRAM for execution following reset.

The MLC NAND flash controller supports small (528 byte) and large (2114 byte) pages. Programmable NAND timing parameters allow support for a variety of NAND flash devices. A built-in Reed-Solomon encoder/decoder provides error detection and correction capability. A 528 byte data buffer reduces the need for CPU supervision during loading. The MLC NAND flash controller also provides DMA support.

#### Single-Level Cell (SLC) NAND flash controller

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

The SLC NAND flash controller interfaces to single-level NAND flash devices. DMA page transfers are supported, including a 20 byte DMA read and write FIFO. Hardware support for ECC (Error Checking and Correction) is included for the main data area. Software can correct a single bit error.

#### 7.5.2 SD card controller

The SD interface allows access to external SD memory cards. The SD card interface conforms to the SD Memory Card Specification Version 1.01.

#### **Features**

- 1-bit and 4-bit data line interface support.
- DMA is supported through the system DMA controller.
- Provides all functions specific to the SD memory card. These include the clock generation unit, power management control, command and data transfer.

#### 7.5.3 External Memory Controller

The LPC32x0 family includes a memory controller that supports data bus SDRAM, DDR SDRAM, and Static memory devices. The memory controller provides an interface between the system bus and external (off-chip) memory devices.

The controller supports 16-bit and 32-bit wide SDR SDRAM devices of 64/128/256/512 Mbit in size, as well as 16-bit wide data bus DDR SDRAM devices of 64/128/256/512 Mbit in size. Two dynamic memory chip selects are supplied, supporting two groups of SDRAM

- DYCS0 in the address range 0x8000 0000 to 0x9FFF FFFF
- DYCS1 in the address range 0xA000 0000 to 0xBFFF FFFF

The memory controller also supports 8-bit, 16-bit, and 32-bit wide asynchronous static memory devices, including RAM, ROM, and Flash, with or without asynchronous page mode. Four static memory chip selects are supplied for SRAM devices.

- CS0 in the address range 0xE000 0000 to 0xE0FF FFFF
- CS1 in the address range 0xE100 0000 to 0xE1FF FFFF
- CS2 in the address range 0xE200 0000 to 0xE2FF FFFF
- CS3 in the address range 0xE300 0000 to 0xE3FF FFFF

The SDRAM controller uses three data ports to allow simultaneous requests from multiple on-chip AHB bus masters and has the following features.

- Dynamic memory interface supports SDRAM, DDR-SDRAM, and low-power variants.
- Read and write buffers to reduce latency and improve performance
- Static memory features include
  - asynchronous page mode read
  - programmable wait states
  - bus turnaround cycles
  - output enable and write enable delays
  - extended wait

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

- Power-saving modes dynamically control MPMCCKEOUT and MPMCCLKOUT
- Dynamic memory self-refresh mode supported by software
- Controller supports 2K, 4K, and 8K row address synchronous memory parts. That is, typical 512Mb, 256Mb, 128Mb, and 16Mb parts, with 8, 16, or 32 DQ (data) bits per device
- Two reset domains enable dynamic memory contents to be preserved over a soft reset
- This controller does NOT Support Synchronous static memory devices (burst mode devices)

## 7.6 AHB Master Peripherals

The LPC32x0 family implements four AHB master peripherals, which include a General Purpose Direct Memory Access (GPDMA) controller, a 10/100 Ethernet Media Access Controller (MAC), a Universal Serial Bus (USB) controller, and an LCD Controller. Each of these four peripherals contain an integral DMA controller optimized to support the performance demands of the peripheral.

#### 7.6.1 General purpose DMA controller (GPDMA)

The GPDMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receive. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the same AHB master, or one area by each master. The DMA controller supports the following peripheral device transfers.

- Secure Digital (SD) Memory interface
- High Speed UART's
- I2S0 and I2S1 Ports
- SPI1 and SPI2 Interfaces
- SSP0 and SSP1 interfaces
- Memory

The DMA controls eight DMA channels with hardware prioritization. The DMA controller interfaces to the system via two AHB bus masters, each with a full 32-bit data bus width. DMA operations may be set up for 8-bit, 16-bit, and 32-bit data widths, and can be either big-endian or little-endian. Incrementing or non-incrementing addressing for source and destination are supported, as well as programmable DMA burst size. Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.

#### 7.6.2 Ethernet MAC

The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC designed to provide optimized performance through the use of DMA hardware acceleration. Features include a generous suite of control registers, half or full duplex operation, flow control, control frames, hardware acceleration for transmit retry, receive packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU. The Ethernet DMA can

NXP Semiconductors

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

access off-chip memory via the EMC, as well as the IRAM. The Ethernet block interfaces between an off-chip Ethernet PHY using the Media Independent Interface (MII) or Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

#### **Features**

- Ethernet standards support:
  - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4
  - Fully compliant with IEEE standard 802.3
  - Fully compliant with 802.3x Full Duplex Flow Control and Half Duplex back pressure
  - Flexible transmit and receive frame options
  - Virtual Local Area Network (VLAN) frame support
- Memory management
  - Independent transmit and receive buffers memory mapped to SRAM
  - DMA managers with scatter/gather DMA and arrays of frame descriptors
  - Memory traffic optimized by buffering and pre-fetching
- Enhanced Ethernet features:
  - Receive filtering
  - Multicast and broadcast frame support for both transmit and receive
  - Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) for transmit
  - Selectable automatic transmit frame padding
  - Over-length frame support for both transmit and receive allows any length frames
  - Promiscuous receive mode
  - Automatic collision back-off and frame retransmission
  - Includes power management by clock switching. Wake-on-LAN power management support allows system wake-up: using the receive filters or a magic frame detection filter
- Physical interface
  - Attachment of external PHY chip through standard MII or RMII interface.
  - PHY register access is available via the MIIM interface

### 7.6.3 USB interface

The LPC32x0 family supports USB in either DEVICE, HOST, or OTG configuration.

#### 7.6.3.1 USB DEVICE controller

The USB device controller enables 12 Mbit/s data exchange with a USB host controller. It consists of register interface, serial interface engine, endpoint buffer memory and DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate end point buffer memory. The status of a completed USB transfer or error

NXP Semiconductors

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

condition is indicated via status registers. An interrupt is also generated if enabled. The DMA controller when enabled transfers data between the endpoint buffer and the USB RAM.

#### **Features**

- Fully compliant with USB 2.0 full-speed specification.
- Supports 32 physical (16 logical) endpoints.
- Supports control, bulk, interrupt and isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint maximum packet size selection (up to USB maximum specification) by software at run time.
- RAM message buffer size based on endpoint realization and maximum packet size.
- Supports bus-powered capability with low suspend current.
- Supports DMA transfer on all non-control endpoints.
- One duplex DMA channel serves all endpoints.
- Allows dynamic switching between CPU controlled and DMA modes.
- Double buffer implementation for bulk and isochronous endpoints.

### 7.6.3.2 USB HOST controller

The host controller enables data exchange with various USB devices attached to the bus. It consists of register interface, serial interface engine and DMA controller. The register interface complies to the OHCI specification.

#### **Features**

- · OHCI compliant.
- OHCI specifies the operation and interface of the USB host controller and SW driver.
- The host controller has four USB states visible to the SW driver:
  - USBOperational: Process lists and generate SOF tokens.
  - USBReset: Forces reset signaling on the bus, SOF disabled.
  - USBSuspend: Monitor USB for wake-up activity.
  - USBResume: Forces resume signaling on the bus.
- HCCA register points to interrupt and isochronous descriptors list.
- ControlHeadED and BulkHeadED registers point to control and bulk descriptors list.

#### 7.6.3.3 USB OTG Controller

USB OTG (On-The-Go) is a supplement to the USB 2.0 specification that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

#### **Features**

 Fully compliant with On-The-Go supplement to the USB Specification 2.0 Revision 1.0.

- Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for dual-role devices under software control. HNP is partially implemented in hardware.
- Provides programmable timers required for HNP and SRP.
- Supports slave mode operation through AHB slave interface.
- Supports the OTG ATX from NXP (ISP 1301) or any external CEA-2011OTG specification compliant ATX.

#### 7.6.4 LCD Controller

The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to  $1024 \times 768$  pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. An on-chip 512-byte color palette allows reducing bus utilization (i.e. memory size of the displayed data) while still supporting a large number of colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time needed to operate the display.

#### **Features**

- AHB bus master interface to access frame buffer
- Setup and control via a separate AHB slave interface
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces
- Supports single and dual-panel color STN displays
- Supports Thin Film Transistor (TFT) color displays
- Programmable display resolution including, but not limited to:  $320 \times 200$ ,  $320 \times 240$ ,  $640 \times 200$ ,  $640 \times 240$ ,  $640 \times 480$ ,  $800 \times 600$ , and  $1024 \times 768$
- Hardware cursor support for single-panel displays
- 15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support
- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT
- 16 bpp true-color non-palettized, for color STN and TFT
- 24 bpp true-color non-palettized, for color TFT
- Programmable timing for different display panels
- 256 entry, 16-bit palette RAM, arranged as a 128 x 32-bit RAM
- Frame, line, and pixel clock signals
- AC bias signal for STN, data enable signal for TFT panels
- Supports little and big-endian, and Windows CE data formats
- LCD panel clock may be generated from the peripheral clock, or from a clock input pin

### 16/32-bit ARM926-EJS microcontroller with external memory interface

### 7.7 System Functions

To enhance the performance of the LPC32x0 family incorporates the following System Functions, an Interrupt Controller (INTC), a Watchdog timer, a Millisecond Timer, and several Power Control Features. These functions are described in the following sections

#### 7.7.1 Interrupt controller

The interrupt controller is comprised of three basic interrupt controller blocks, supporting a total of 73 interrupt sources. Each interrupt source can be individually enabled/disabled and configured for high or low level triggering, or rising or falling edge triggering. Each interrupt may also be steered to either the FIQ or IRQ input of the ARM9. Raw interrupt status and masked interrupt status registers allow versatile condition evaluation. In addition to peripheral functions, each of the six general purpose input/output pins and 12 general purpose input pins are connected directly to the interrupt controller.

#### 7.7.2 Watchdog timer

The watchdog timer block is clocked by the main peripheral clock, which clocks a 32-bit counter. A match register is compared to the Timer. When configured for watchdog functionality, a match drives the match output low. The match output is gated with an enable signal that gives the opportunity to generate two type of reset signal: one that only resets chip internally, and another that goes through a programmable pulse generator before it goes to the external pin RESOUT\_N and to the internal chip reset.

#### **Features**

- Programmable 32-bit timer.
- Internally resets the device if not periodically reloaded.
- Flag to indicate that a watchdog reset has occurred.
- Programmable watchdog pulse output on RESOUT\_N pin.
- Can be used as a standard timer if watchdog is not used.
- Pause control to stop counting when core is in debug state.

#### 7.7.3 Millisecond timer

The millisecond timer is clocked by 32 kHz RTC clock, so a prescaler is not needed to obtain a lower count rate.

The millisecond timer includes three match registers that are compared to the Timer/Counter value. A match can generate an interrupt and the cause the Timer/Counter either continue to run, stop, or be reset.

#### **Features**

- 32-bit Timer/Counter, running from the 32 kHz RTC clock.
- Counter or Timer operation.
- Three 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Pause control to stop counting when core is in debug state.

### 16/32-bit ARM926-EJS microcontroller with external memory interface

### 7.7.4 Clocking and Power Control Features

#### Clocking

Clocking in the LPC32x0 family is designed to be versatile, so that system and peripheral requirements may be met, while allowing optimization of power consumption. Clocks to most functions may be turned off if not needed and some peripherals do this automatically.

The LPC32x0 family supports three operational modes, two of which are specifically designed to reduce power consumption. The modes are: RUN mode, Direct RUN mode, and STOP mode. These three operational modes give control over processing speed and power consumption. In addition, clock rates to different functional blocks may be changed by switching clock sources, changing PLL values, or altering clock divider configurations. This allows a trade-off of power versus processing speed based on application requirements.

#### **Crystal Oscillator**

The main oscillator is the basis for the clocks most chip functions use by default. Optionally, many functions can be clocked instead by the output of a PLL (with a fixed 397x rate multiplication) which runs from the RTC oscillator. In this mode, the main oscillator may be turned off unless the USB interface is enabled. If a SYSCLK frequency other than 13 MHz is required in the application, or if the USB block is not used, the main oscillator may be used with a frequency of between 1 MHz and 20 MHz.

#### **PLLs**

The LPC32x0 family includes three PLLs: The 397x PLL allows boosting the RTC frequency to 13.008896 MHz for use as the primary system clock. The USB PLL provides the 48 MHz clock required by the USB block; and the HCLK PLL provides the basis for the CPU clock, the AHB bus clock, and the main peripheral clock.

The 397x PLL multiplies the 32768 Hz RTC clock by 397 to obtain a 13.008896 MHz clock. The 397x PLL is designed for low power operation and low jitter. This PLL requires an external RC loop filter for proper operation.

The HCLK PLL accepts an input clock from either the main oscillator or the output of the 397x PLL. The USB PLL only accepts an input clock from the main oscillator. The USB input clock runs through a divide-by-N pre-divider before entering the USB PLL.

The input to the HCLK and USB PLLs may initially be divided down by a pre-divider value 'N', which may have the values 1, 2, 3, or 4. This pre-divider can allow a greater number of possibilities for the output frequency. Following the PLL input divider is the PLL multiplier. This can multiply the pre-divider output by a value 'M', in the range of 1 through 256. The resulting frequency must be in the range of 156 MHz to 320 MHz. The multiplier works by dividing the output of a Current Controlled Oscillator (CCO) by the value of M, then using a phase detector to compare the divided CCO output to the pre-divider output. The error value is used to adjust the CCO frequency.

At the PLL output, there is a post-divider that can be used to bring the CCO frequency down to the desired PLL output frequency. The post-divider value 'P', can divide the CCO output by 1, 2, 4, 8, or 16. The post-divider can also be bypassed, allowing the PLL CCO

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

output to be used directly. The maximum PLL output frequency supported by the CPU is 266 MHz. The only output frequency supported by the USB PLL is 48 MHz and the clock has strict requirements for nominal frequency (500 ppm) and jitter (500 ps).

#### **Power Control Modes**

The LPC32x0 family supports three operational modes, two of which are specifically designed to reduce power consumption. The modes are: Run mode, Direct Run mode, and Stop mode.

Run mode is the normal operating mode for applications that require the CPU, AHB bus, or any peripheral function other than the USB block to run faster than the main oscillator frequency. In Run mode, the CPU can run at up to 266 MHz and the AHB bus can run at up to 133 MHz.

Direct Run mode allows reducing the CPU and AHB bus rates in order to save power. Direct Run mode can also be the normal operating mode for applications that do not require the CPU, AHB bus, or any peripheral function other than the USB block to run faster than the main oscillator frequency. Direct Run mode is the default mode following chip reset.

Stop mode causes all CPU and AHB operation to cease, and stops clocks to peripherals other than the USB block.

#### Reset

Reset is accomplished by an active low signal on the RESET\_N input pin. A reset pulse with a minimum width of 10 main oscillator clocks after the oscillator is stable is required to guarantee a valid chip reset. At power-up, 10 milliseconds should be allowed for the oscillator to start up and stabilize after V<sub>DD</sub> reaches operational voltage. An internal reset with a minimum duration of 10 clock pulses will also be applied if the watchdog timer generates an internal device reset.

The RESET\_N pin is located in the RTC power domain. This means that the RTC power must be present for an external reset to have any effect. The RTC power domain nominally runs from 1.2 V, but the RESET\_N pin can be driven as high as 1.95 V.

#### 7.8 Communication Peripheral Interfaces

In addition to the Ethernet MAC and USB interfaces there many more available serial Communication peripheral interfaces on the LPC32x0 family. Here is a list of the available serial communication interfaces.

- 7 UARTs; 4 Standard UARTs and 3 High-speed UARTs
- 2 SPI Serial I/O Controllers
- 2 SSP Serial I/O Controllers
- 2 I2C Serial I/O Controllers
- 2 I2S Audio Controllers

A short functional description of each of these peripherals is provided in the following sections.



#### 7.8.1 **UARTs**

The LPC32x0 family contains seven UARTs. Four are standard UARTs, and three are high-speed UARTs.

#### 7.8.1.1 Standard UARTs

The four standard UARTs are compatible with the INS16Cx50. These UARTs support rates up to 460800 bit/s from a 13 MHz peripheral clock.

#### **Features**

- Each standard UART has 64 byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 16, 32, 48, and 60 Bytes.
- Transmitter FIFO trigger points at 0, 4, 8, and 16 Bytes.
- Register locations conform to the "550" industry standard.
- Each standard UART has a fractional rate pre-divider and an internal baud rate generator.
- The standard UARTs support three clocking modes: on, off, and auto-clock. The auto-clock mode shuts off the clock to the UART when it is idle.
- UART 6 includes an IrDA mode to support infrared communication.
- The standard UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800) bit/s.
- Each UART includes an internal loopback mode.

### 7.8.1.2 High-speed UARTs

The three high-speed UARTs are designed to support rates up to 921600 bit/s from a 13 MHz peripheral clock, for on-board communication in low noise conditions. This is accomplished by changing the over sampling from 16× to 14×, and altering the rate generation logic.

#### **Features**

- Each high-speed UART has 64 byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 1, 4, 8, 16, 32, and 48 Byte.
- Transmitter FIFO trigger points at 0, 4, and 8 Byte.
- Each high-speed UART has an internal baud rate generator.
- The high-speed UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600) bit/s.
- The three high speed UARTs only support (8N1) 8-bit data word length, 1-stop bit, no parity, and no flow control as a the communications protocol.
- Each UART includes an internal loopback mode.

#### 7.8.2 SPI serial I/O controller

The LPC32x0 family has two Serial Peripheral Interfaces (SPI). The SPI is a 3-wire serial interface that is able to interface with a large range of serial peripheral or memory devices (SPI mode 0 to 3 compatible slave devices).

NXP Semiconductors

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master. The SPI implementation on the LPC32x0 family does not support operation as a slave.

#### **Features**

- Supports slaves compatible with SPI modes 0 to 3.
- Half duplex synchronous transfers.
- DMA support for data transmit and receive.
- 1-bit to 16-bit word length.
- · Choice of LSB or MSB first data transmission.
- 64 × 16-bit input or output FIFO.
- Bit rates up to 52 Mbit/s.
- Busy input function.
- DMA time out interrupt to allow detection of end of reception when using DMA.
- Timed interrupt to facilitate emptying the FIFO at the end of a transmission.
- SPI clock and data pins may be used as general purpose pins if the SPI is not used.
- Slave selects can be supported using GPO or GPIO pins

#### 7.8.3 SSP serial I/O Controller

The LPC32x0 family contains two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

#### **Features**

- Compatible with Motorola SPI, 4-wire TI SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- Maximum SPI bus data bit rate of one half (Master mode) and one twelfth (Slave mode) of the input clock rate
- DMA transfers supported by GPDMA

## 7.8.4 I<sup>2</sup>C-bus serial I/O controller

There are two I2C interfaces in the LPC32x0 family of controllers. These I2C blocks can be configured as a master, multi master or slave supporting up to 400 kHz. The I2C blocks also support 7 or 10 bit addressing. Each has a four word FIFO for both transmit and receive. An interrupt signal is available from each block.

NXP Semiconductors LPC32x0

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

There is a separate slave transmit FIFO. The slave transmit FIFO (TXS) and its level are only available when the controller is configured as a Master/Slave device and is operating in a multi-master environment. Separate TX FIFOs are needed in a multi-master because a controller might have a message queued for transmission when an external master addresses it to be come a slave-transmitter, a second source of data is needed.

Note that the I2C clock must be enabled in the I2CCLK\_CTRL register before using the I2C. The I2C clock can be disabled between communications, if used as a single master I2C interface, software has full control of when I2C communication is taking place on the bus.

#### **Features**

- The two I<sup>2</sup>C-bus blocks are standard I<sup>2</sup>C-bus compliant interfaces that may be used in Single Master, Multi master or Slave modes.
- Programmable clock to allow adjustment of I<sup>2</sup>C-bus transfer rates.
- Bidirectional data transfer.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.

#### 7.8.5 I<sup>2</sup>S Audio Controller

The I<sup>2</sup>S-bus provides a standard communication interface for digital audio applications. The I<sup>2</sup>S-bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. Each I<sup>2</sup>S connection can act as a master or a slave. The master connection determines the frequency of the clock line and all other slaves are driven by this clock source. The two I<sup>2</sup>S interfaces on the LPC32x0 family provides a separate transmit and receive channel, providing a total of two transmit channels and two receive channels. Each I<sup>2</sup>S channel supports monaural or stereo formatted data.

#### **Features**

- The interface has separate input/output channels each of which can operate in master or slave mode
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes
- Mono and stereo audio data supported
- Supports standard pcm sampling frequencies (8, 11.025, 16, 22.05, 32, 44.1,48, 96)
   kHz
- Word select period can be configured in master mode (separately for I<sup>2</sup>S input and output)
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block
- Controls include reset, stop and mute options separately for I<sup>2</sup>S input and I<sup>2</sup>S output

## 7.9 Other Peripherals

In addition to the Communication peripherals there are many general purpose peripherals available in the LPC32x0 family. Here is a list of the general purpose peripherals.

- General Purpose I/O
- Keyboard Scanner
- Touch screen controller and 10-Bit Analog-to-Digital-Converter
- Real-Time Clock
- A High-speed Timer
- 4 General Purpose 32-Bit Timer/External Event Counters
- 2 Simple Pulse-Width Modulators
- 1 Motor Control Pulse-Width Modulator

A short functional description of each of these peripherals is provided in the following sections.

## 7.9.1 General purpose parallel I/O

Some device pins that are not dedicated to a specific peripheral function have been designed to be general purpose inputs, outputs, or I/Os. Also, some pins may be configured either as a specific peripheral function or a general purpose input, output, or I/O. A total of 55 pins can potentially be used as general purpose input/outputs, general purpose outputs, and general purpose inputs.

GPIO pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of GPIO and GPO outputs controlled by that register simultaneously. The value of the output register for standard GPIOs and GPO pins may be read back, as well as the current actual state of the port pins.

There are 12 GPI, 24 GPO, and six GPIO pins. When the SDRAM bus is configured for 16 data bits, 13 of the remaining SDRAM data pins may be used as GPIOs.

#### **Features**

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- A single register selects direction for pins that support both input and output modes.
- Direction control of individual bits.
- For input/output pins, both the programmed output state and the actual pin state can be read.
- There are a total of 12 general purpose inputs, 24 general purpose outputs, and six general purpose input/outputs.
- Additionally, 13 SDRAM data lines may be used as GPIOs if a 16-bit SDRAM interface is used (rather than a 32-bit interface).

NXP Semiconductors LPC32x

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

#### 7.9.2 Keyboard Scanner

The keyboard scanner function can automatically scan a keyboard of up to 64 keys in an  $8 \times 8$  matrix. In operation, the keyboard scanner's internal state machine will normally be in an idle state, with all KEY\_ROW[n] pins set high, waiting for a change in the column inputs to indicate that one or more keys have been pressed.

When a keypress is detected, the matrix is scanned by setting one output pin high at a time and reading the column inputs. After de-bouncing, the keypad state is stored and an interrupt is generated. The keypad is then continuously scanned waiting for 'extra key pressed' or 'key released'. Any new keypad state is scanned and stored into the matrix registers followed by a new interrupt request to the interrupt controller. It is possible to detect and separate up to 64 multiple keys pressed.

#### **Features**

- Supports up to 64 keys in 8 × 8 matrix.
- Programmable de-bounce period.
- A key press can wake up the CPU from Stop mode.

#### 7.9.3 Touchscreen controller and 10-bit ADC

The LPC32x0 family of microcontrollers includes touch screen controller (TSC) hardware, which automatically measures and determines the X and Y co-ordinates where a touch screen is pressed, in addition the TSC can measure an additional analog input signal on the AUX\_IN pin.

Optionally, the TSC can operate as an Analog-to-Digital Converter (ADC). The ADC supports three channels and uses 10-bit successive approximation to produce results with a resolution of 10 bits in 11 clock cycles.

The analog portion of the ADC has its own power supply to enhance the low noise characteristics of the converter. This voltage is only supplied internally when the core has voltage. However, the ADC block is not affected by any difference in ramp-up time for VDD\_AD and VDD\_CORE voltage supplies.

#### **Features**

- Measurement range of 0 V to VDD\_AD28 (nominally 3 V).
- Low noise ADC.
- 10-bit resolution
- Three input channels.
- Uses 32 kHz RTC clock or Peripheral clock

#### 7.9.4 Real-Time Clock (RTC) and battery RAM

The RTC runs at 32768 Hz using a very low power oscillator. The RTC counts seconds and can generate alarm interrupts that can wake up the device from Stop mode. The RTCCLK can also clock the 397x PLL, the Millisecond Timer, the ADC, the Keyboard Scanner and the PWMs. The RTC up-counter value represents a number of seconds elapsed since second 0, which is an application determined time. The RTC counter will reach maximum value after about 136 years. The RTC down-counter is initiated with all 1's.

NXP Semiconductors LPC3

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

Two 32-bit Match registers are readable and writable by the processor. A match will result in an interrupt provided that the interrupt is enabled. The ONSW output pin can also be triggered by a match event, and cause an external power supply to turn on all of the operating voltages, as a way to startup after power has been removed.

The RTC block is implemented in a separate voltage domain. The block is supplied via a separate supply pin from a battery or other power source.

The RTC block also contains 32 words (128 Bytes) of very low voltage SRAM. This SRAM is able to hold its contents down to the minimum RTC operating voltage.

#### **Features**

- Measures the passage of time in seconds.
- 32-bit up and down seconds counters.
- Ultra low power design to support battery powered systems.
- Dedicated 32 kHz oscillator.
- An output pin is included to assist in waking up when the chip has had power removed to all functions except the RTC.
- Two 32-bit match registers with interrupt option.
- 32 words (128 Bytes) of very low voltage SRAM.
- The RTC and battery RAM power have an independent power domain and dedicated supply pins, which can be powered from a battery or power supply.

### 7.9.5 Enhanced 32-bit timers/external event counters

The LPC32x0 family includes six 32-bit Timer/Counters. The Timer/Counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. The Timer/Counter also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### **Features**

- A 32-bit Timer/Counter with a programmable 32-bit pre-scaler
- Counter or Timer operation
- Up to four 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt
- Four 32-bit match registers that allow
  - Continuous operation with optional interrupt generation on match
  - Stop timer on match with optional interrupt generation
  - Reset timer on match with optional interrupt generation
- Up to four external outputs corresponding to match registers, with the following capabilities
  - Set LOW on match
  - Set HIGH on match
  - Toggle on match



- Do nothing on match

### 7.9.6 High-speed timer

The high-speed timer block is clocked by the main peripheral clock. The clock is first divided down in a 16-bit programmable pre-scale counter which clocks a 32-bit Timer/Counter.

The high-speed timer includes three match registers that are compared to the Timer/Counter value. A match can generate an interrupt and cause the Timer/Counter to either continue to run, stop, or be reset. The high-speed timer also includes two capture registers that can take a snapshot of the Timer/Counter value when an input signal transitions. A capture event may also generate an interrupt.

#### **Features**

- 32-bit Timer/Counter with programmable 16-bit pre-scaler.
- Counter or Timer operation.
- Two 32-bit capture registers.
- Three 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Pause control to stop counting when core is in debug state.

#### 7.9.7 Pulse width modulators

The LPC32x0 family provides two simple PWMs. They are clocked separately by either the main peripheral clock or the 32 kHz RTC clock. Both PWMs have a duty cycle programmable in 255 steps.

#### **Features**

- Clocked by the main peripheral clock or the 32 kHz RTC clock.
- Programmable 4-bit pre-scaler.
- Duty cycle programmable in 255 steps.
- Output frequency up to 50 kHz when using a 13 MHz peripheral clock.

## 7.9.8 Motor control pulse width modulator

The Motor Control PWM (MCPWM) provides a set of features for three-phase AC and DC motor control applications in a single peripheral. The MCPWM can also be configured for use in other generalized timing, counting, capture, and compare applications.

#### **Features**

- a 32-bit timer (TIM)
- a 32-bit period register (PER)
- a 32-bit pulse-width (match) register (PW)
- a 10-bit dead-time register (DT) and an associated 10-bit dead-time counter (DTIM)
- a 32-bit capture register

41 of 70

NXP Semiconductors

#### 16/32-bit ARM926-EJS microcontroller with external memory interface

- two PWM (match) outputs (MCnA and MCnB) with opposite polarities
- a period interrupt, a pulse-width interrupt, and a capture interrupt

## 8. Basic architecture

The LPC32x0 family is a general purpose ARM926EJ-S 32-bit microprocessor with a 32KB Instruction Cache and a 32KB Data Cache. The microcontroller offers high performance and very low power consumption. The ARM architecture is based on RISC principles, which results in the instruction set and related decode mechanism being much simpler than equivalent micro programmed CISCs. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

The ARM926EJ-S core employs a 5-stage pipeline so processing and memory system accesses can occur continuously. At any one point in time, several operations are in progress: subsequent instruction fetch, next instruction decode, instruction execution, memory access, and write-back. The combination of architectural enhancements gives the ARM9 about 30 % better performance than an ARM7 running at the same clock rate:

- Approximately 1.3 clocks per instruction for the ARM926 compared to 1.9 clocks per instruction for ARM7TDMI.
- Approximately 1.1 Dhrystone MIPS/MHz for the ARM926 compared to 0.9 Dhrystone MIPS/MHz for ARM7TDMI.

The ARM926EJ-S processor also employs an operational state known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb state is the use of a super-reduced instruction set. Essentially, the ARM926EJ-S processor core has two instruction sets:

- 1. The standard 32-bit ARM set.
- 2. A 16-bit Thumb set.

The Thumb set's smaller 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining many of ARM's 32-bit performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates using the same 32-bit register set as ARM code. Thumb code size is up to 65% smaller than ARM code size, and 160% of the performance of an equivalent ARM processor connected to a 16-bit memory system. Additionally, the ARM926EJ-S core includes enhanced DSP instructions and multiplier, as well as an enhanced 32-bit MAC block.



## 9. Limiting values

Table 5. Limiting values for LPC32x0 family

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

		• • • • • • • • • • • • • • • • • • • •			
Symbol	Parameter	Conditions	Notes Min	Max	Unit
$V_{DD(1V2)}$	supply voltage (1.2 V)		<u>[2]</u> –0.5	+1.4	V
$V_{DD(EMC)}$	EMC supply voltage (3.3 V)		<u>[3]</u> −0.5	+4.6	V
V <sub>DDA(3V0)</sub>	analog supply voltage (3.3 V)		<u>[4]</u> -0.5	+4.6	V
$V_{DD(IO)}$	supply voltage		<u>[5]</u> −0.5	+4.6	V
$V_{IA}$	analog input voltage		-0.5	+4.6	V
VI	input voltage	1.8 V pins	[6] -0.5	+2.4	V
		3.3 V pins	[6] -0.5	+4.6	V
$I_{DD}$	supply current	per supply pin	-	100	mA
I <sub>SS</sub>	ground current	per ground pin	-	100	mA
T <sub>stg</sub>	storage temperature		-40	+125	°C
P <sub>tot(pack)</sub>	total power dissipation	Max. Junction Temp 125 °C	[7]	1.12	W
	(per package)	Max. Ambient Temp 85 °C			
V <sub>esd</sub>	electrostatic discharge voltage	НВМ	<u>[8]</u>	+2000	V
		CDM	<u>[9]</u>	+500	V

- [1] The following applies to Table 5:
  - a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- [2] Core, PLL, oscillator, and RTC supplies; applies to pins VDD\_CORE, VDD\_COREFXD, VDD\_OSC, VDD\_PLL397, VDD\_PLLHCLK, VDD\_PLLUSB, VDD\_RTC, VDD\_RTCCORE, and VDD\_RTCOSC.
- [3] I/O pad supply; applies to domains VDD\_EMC and VDD\_IOC.
- [4] Applies to VDD\_AD pins.
- [5] Applies to pins in the following domains VDD\_IOA, VDD\_IOB, and VDD\_IOD.
- [6] Including voltage on outputs in 3-state mode.
- [7] Based on package heat transfer, not device power consumption
  - calculated Pkg Thermal Resistance (Theta<sub>JA</sub>): 35.766 °C/W ( with JEDEC Test Board and 0 m/s airflow, ±15% accuracy)
- [8] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.
- [9] Charge device model per AEC-Q100-011.

NXP Semiconductors LPC32x0

## 16/32-bit ARM926-EJS microcontroller with external memory interface

## 10. Static characteristics

Table 6. Static characteristics for the LPC32x0 family

 $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.

1.39 1.39	Uni ∀
	V
1.39	
	V
1.39	V
1.39	V
1.39	V
1.95	V
3.0	V
3.6	V
1.95	V
3.6	V
3.6	V
-	mA
-	mA
500	μΑ
-	μА
$V_{DD(IO)}$	V
-	V
-	V
$0.3 \times V_{DD(IO)}$	V
$0.3 \times V_{DD(IO)}$	V
	V
	V
	- V <sub>DD(IO)</sub> 0.3 x V <sub>DD(IO)</sub>

44 of 70



Static characteristics for the LPC32x0 family ...continued

XP Sen	niconductors				00	LPC32	2XU
		16/32-bit ARM926-EJS n	nicroc	ontroller with	extern	al memory into	erface
						OPA OPA	90
ble 6.	Static characteristics for	the LPC32x0 familycontinue	ad			(A)	0
	$^{\circ}$ C to +85 $^{\circ}$ C, unless otherw		₹U			TAN	TAN
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; no pull-up		-	-	1	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD(IO)}$ ; no pull-down	[8]		-	1	μΑ
I <sub>latch</sub>	I/O latch-up current	$-(1.5V_{DD}) < V_I < (1.5V_{DD})$	[8]	-	-	100	mA
I <sub>PU</sub>	pull-up current	1.8 V inputs with pull-up; $V_{IN} = 0$		6	12	22	μΑ
		3.0 V inputs with pull-up; $V_{IN} = 0$		25	50	80	μΑ
I <sub>PD</sub>	pull-down current	1.8 V inputs with pull-down; $V_{IN} = V_{DD}$		5	12	22	μΑ
		3.0 V inputs with pull-down; $V_{IN} = V_{DD}$		25	50	85	μΑ
C <sub>IN</sub>	input capacitance	Excluding bonding pad capacitance		-	-	3.3	pF
Output p	ins and I/O pins configur	red as output					
V <sub>O</sub>	output voltage		[8][9] [10][11]	0	-	$V_{DD(IO)}$	V
$V_{OH}$	HIGH-level output	1.8 V outputs; $I_{OH} = -1 \text{ mA}$		$V_{DD(IO)}\!-0.4$	-	-	V
	voltage	3.0 V outputs; $I_{OH} = -4 \text{ mA}$		$V_{DD(IO)}-0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	1.8 V outputs; $I_{OL} = 4 \text{ mA}$	[12]		-	0.4	V
		3.0 V outputs; $I_{OL} = 4 \text{ mA}$	[12]		-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$V_{DD} = 1.8 \text{ V};$ $V_{OH} = V_{DD} - 0.4 \text{V}$	[8][12]		-	-	mA
		$V_{DD} = 3.3 \text{ V};$ $V_{OH} = V_{DD} - 0.4 \text{V}$		-6.5	-	-	mA
I <sub>OL</sub>	LOW-level output current	$V_{DD} = 1.8 \text{ V}; V_{OL} = 0.4 \text{V}$	[8][12]		-	-	mA
		$V_{DD} = 3.3 \text{ V}; V_{OL} = 0.4 \text{V}$		3	-	-	mA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD};$ no pull-up/down	[8]		-	1	μA
I <sub>OHS</sub>	HIGH-state short-circuit output current	$V_{DD} = 1.8 \text{ V}; V_{OH} = 0 \text{ V}$	[13]	-	-	66	mA
		$V_{DD} = 3.3 \text{ V}; V_{OH} = 0 \text{ V}$		-	-	183	mΑ
I <sub>OLS</sub>	LOW-state short-circuit output current	$V_{DD} = 1.8 \text{ V}; V_{OL} = V_{DD}$	[8][13]		-	34	mA
		$V_{DD} = 3.3 \text{ V}; V_{OL} = V_{DD}$		-	-	105	mA
Z <sub>OUT</sub>	output impedance	V <sub>DD</sub> = 1.8 V		40	-	60	ohm
		$V_{DD} = 3.3 \text{ V}$		40	-	60	ohm
EMC pins			[8][10]				.,
VI	input voltage		[8][10]		-	$V_{DD(EMC)}$	V
$V_{IH}$	HIGH-level input voltage	1.8 V inputs		$0.7 \times V_{DD(EMC)}$	-	-	V
.,	<u> </u>	3.3 V inputs		$0.7 \times V_{DD(EMC)}$	-		V
$V_{IL}$	LOW-level input voltage			-	-	0.3 x V <sub>DD(EMC)</sub>	V
		3.3 V inputs		-	-	$0.3 \times V_{DD(EMC)}$	V



Static characteristics for the LPC32x0 family ...continued

<b>KP Ser</b>	miconductors				700	LPC3	2x0
		16/32-bit ARM926-EJS mi	icroc	ontroller with	extern	al memory in	terface
						PAN PA	A 19
	Static characteristics for °C to +85 °C, unless otherw	the LPC32x0 familycontinued wise specified.	1			ORAK	PAR
Symbol		Conditions		Min	Typ[1]	Max	Unit
V <sub>HYS</sub>	Hysteresis voltage	1.8 V inputs		0.4	-	0.6	٧
		2.8 V inputs		0.55	-	0.85	V
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; no pull-up		-	-	0.3	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD(EMC)}$ ; no pull-down	[8]	-	-	0.3	μΑ
I <sub>latch</sub>	I/O latch-up current	$-(1.5V_{DD}) < V_I < (1.5V_{DD})$	[8]	-	-	100	mA
I <sub>PU</sub>	pull-up current	1.8 V inputs with pull-up; V <sub>IN</sub> = 0		34	62	107	μΑ
		$2.8 \text{ V}$ inputs with pull-up; $V_{IN} = 0$		97	169	271	μΑ
I <sub>PD</sub>	pull-down current	1.8 V inputs with pull-down; $V_{IN} = V_{DD(EMC)}$		23	51	93	μΑ
		3.0 V inputs with pull-down; $V_{IN} = V_{DD(EMC)}$		73	155	266	μΑ
C <sub>IN</sub>	input capacitance	Excluding bonding pad capacitance		-	-	2.1	pF
Vo	output voltage		[8][9] [10][11]	0	-	$V_{DD(EMC)}$	V
V <sub>OH</sub>	HIGH-level	1.8 V outputs; $I_{OH} = -1 \text{ mA}$	[12]	$V_{\text{DD(EMC)}} - 0.3$	-	-	V
	output voltage	3.0 V outputs; $I_{OH} = -4 \text{ mA}$		$V_{\text{DD(EMC)}} - 0.3$	-	-	V
$V_{OL}$	LOW-level	1.8 V outputs; $I_{OL} = 4 \text{ mA}$	[12]		-	0.3	V
	output voltage	3.0 V outputs; $I_{OL} = 4 \text{ mA}$	[12]		-	0.3	V
I <sub>OH</sub>	HIGH-state output current	$V_{DD} = 1.8 \text{ V}; V_{OH} = V_{DD} - 0.4 \text{V}$	[8][12]	-6	-	-	mA
		$V_{DD} = 2.8 \text{ V}; V_{OH} = V_{DD} - 0.4 \text{V}$		-6	-	-	mA
I <sub>OL</sub>	LOW-state		[8][12]	6	-	-	mA
	output current	$V_{DD} = 2.8 \text{ V}; V_{OL} = 0.4 \text{V}$		6	-	-	mA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD};$ no pull-up/down	[8]	-	-	0.3	μΑ
I <sub>OHS</sub>	HIGH-level short-circuit	$V_{DD} = 1.8 \text{ V}; V_{OH} = 0 \text{ V}$	[13]	-	-	-49	mA
	output current	$V_{DD} = 2.8 \text{ V}; V_{OH} = 0 \text{ V}$		-	-	-81	mA
I <sub>OLS</sub>	LOW-level short-circuit	$V_{DD} = 1.8 \text{ V}; V_{OL} = V_{DD}$	[8][12]	-	-	49	mA
	output current	$V_{DD}$ = 2.8 V; $V_{OL}$ = $V_{DD}$		-	-	86	mA
Z <sub>OUT</sub>	output impedance	$V_{DD} = 1.8 \text{ V}$		35	40	58	ohm
I <sup>2</sup> C pins		V <sub>DD</sub> = 3.0 V		32	35	45	ohm
VI	input voltage		[8] [10]		-	5.5V	V
V <sub>IH</sub>	HIGH-level	1.8 V inputs		0.7 x V <sub>DD(IO)</sub>	_	-	V
	input voltage	3.3 V inputs		0.7 x V <sub>DD(IO)</sub>			V

46 of 70

Static characteristics for the LPC32x0 family ...continued

KP Ser	miconductors				700	LPC3	2xU
		16/32-bit ARM926-EJS	microc	ontroller with	extern	al memory int	erface
						OPA PA	OP
	Static characteristics for °C to +85 °C, unless otherw	r the LPC32x0 familycontinu	ued			DRAK	OPAN
Symbol		Conditions		Min	Typ[1]	Max	Unit
V <sub>IL</sub>	LOW-state	1.8 V inputs		-	-	0.3 x V <sub>DD(IO)</sub>	٧
•	input voltage	3.3 V inputs		-	-	0.3 x V <sub>DD(IO)</sub>	V
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; no pull-up		-	-	10	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD(IO)}$ ; no pull-down	[8]	-	-	10	μΑ
I <sub>latch</sub>	I/O latch-up current	$-(1.5V_{DD}) < V_I < (1.5V_{DD})$	[8]	-	-	100	mA
C <sub>IN</sub>	input capacitance	Excluding bonding pad capacitance		-	-	1.6	pF
V <sub>OL</sub>	LOW-state	1.8 V outputs; I <sub>OL</sub> = 4 mA	[12]	-	-	0.4	V
	output voltage	3.3 V outputs; I <sub>OL</sub> = 4 mA	[12]		-	0.4	V
I <sub>OL</sub>	LOW-state	$V_{DD} = 1.8 \text{ V}; V_{OL} = 0.4 \text{V}$	[8][12]	3	-	-	mA
	output current	$V_{DD} = 3.3 \text{ V}; V_{OL} = 0.4 \text{V}$		3	-	-	mA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD};$ no pull-up/down	[8]	-	-	10	μΑ
I <sub>OLS</sub>	LOW-state short-circuit	$V_{DD} = 1.8 \text{ V}; V_{OL} = V_{DD}$	[8][13]	-	-	40	mA
	output current	$V_{DD} = 3.3 \text{ V}; V_{OL} = V_{DD}$		-	-	40	mA
ONSW p	in						
V <sub>O</sub>	output voltage		[8][9] [10][11]	0	-	$V_{DD(1V2)}$	V
V <sub>OH</sub>	HIGH-level output voltage	1.2 V outputs; $I_{OH} = -1 \text{ mA}$		$V_{DD(1V2)} - 0.4$	-	-	V
V <sub>OL</sub>	LOW-state output voltage	1.2 V outputs; I <sub>OL</sub> = 4 mA	[12]		-	0.4	V
I <sub>OH</sub>	HIGH-state output current	$V_{OH} = V_{DD} - 0.4 \text{ V}$	[8][12]		-	-	mA
l <sub>OL</sub>	LOW-state output current	V <sub>OL</sub> = 0.4 V	[8][12]		-	-	mA
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 V; V_O = V_{DD};$ no pull-up/down	<u>[8]</u>		- -	1.5	μΑ
I <sub>OHS</sub>	HIGH-level short-circuit output current	$V_{DD} = 1.8 \text{ V}; V_{OH} = 0 \text{ V}$	[13]		-	-135	mA
l <sub>OLS</sub>	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[8][13]		-	135	mA
Z <sub>OUT</sub>	output impedance	$V_{DD} = 1.2 \text{ V}$		40	-	60	ohm
Reset Pi	n						
V <sub>I</sub>	input voltage		<u>[8]</u> [10]		-	1.95	V
V <sub>IH</sub>	HIGH-state input voltage	1.2 V inputs		0.7 x V <sub>DD(1V2)</sub>	-	-	V
$V_{IL}$	LOW-state input voltage	1.2 V inputs		-	-	0.7 x V <sub>DD(1V2)</sub>	V
I <sub>IL</sub>	LOW-level input current	$V_I = 0 V$ ; no pull-up		-	-	1	μΑ

47 of 70

Table 6. Static characteristics for the LPC32x0 family ... continued

XP Sen	niconductors			OPAN ON	LPC	32x0
able 6.	Static characteristics for	16/32-bit ARM926-EJS n		with extern	al memor	y interface
					7	0. 70.
$_{mb} = -40$	℃ to +85 ℃, unless other		Min	Typ[1]	Max	Unit
$_{mb} = -40$	$^{\circ}$ C to +85 $^{\circ}$ C, unless other	erwise specified.		Тур <mark>[1]</mark> -	Max 1	Unit pA
$\frac{1}{\text{Symbol}} = -40$	℃ to +85 ℃, unless othe Parameter HIGH-level	erwise specified.  Conditions	Min	Typ[1] - -	<b>Max</b> 1	Unit μΑ μΑ

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), nominal supply voltages.
- [2] Applies to VDD\_CORE pins.
- [3] Applies to pins VDD\_RTC, VDD\_RTCCORE, and VDD\_RTCOSC.
- [4] Applies to pins VDD\_COREFXD, VDD\_OSC, VDD\_PLL397, VDD\_PLLHCLK, and VDD\_PLLUSB.
- [5] Applies to VDD\_EMC for SDR SDRAM and SRAM controllers
- [6] Applies to VDD\_EMC, and VDD\_IOC domain.
- [7] Applies to VDD\_IOA, VDD\_IOB, VDD\_IOD Voltage Domains. Voltage Domains VDD\_IOA, VDD\_IOB, VDD\_IOD must operate at the same voltage; VDD\_IOA = VDD\_IOB = VDD\_IOD.
- [8] Referenced to the applicable V<sub>DD</sub> for the pin.
- [9] Including voltage on outputs in 3-state mode.
- [10] The applicable  $V_{DD}$  voltage for the pin must be present.
- [11] 3-state outputs go into 3-state mode when V<sub>DD(3V0)</sub> is grounded.
- [12] Accounts for 100 mV voltage drop in all supply lines.
- [13] Only allowed for a short time period.

## 10.1 Power Supply Sequencing

The LPC32x0 has no power sequencing requirements, that is, VDD(1V2), VDD(EMC), VDD(IO), and VDDA(3V3) can be switched 'On' or 'Off' independent of each other. An internal circuit takes care that the system correctly powers up in the absence of core-power. During IO power-up this circuit takes care the system is powered in a defined mode, and during core power-down the same is valid.

## 10.2 Analog to digital Converter (ADC) static characteristics

**ADC** static characteristics


V<sub>DDA</sub> = 3.3 V; T<sub>amb</sub> = 25 °C unless otherwise specified; ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DDA}$	V
C <sub>ia</sub>	analog input capacitance		-	-	1	pF
E <sub>D</sub>	differential linearity error	[1][2][3]	-	±0.5	±1	LSB
$E_{L(adj)}$	integral non-linearity	[1][4]	-	±0.6	±1	LSB
E <sub>O</sub>	offset error	[1][5]	-	±1	±3	LSB
E <sub>G</sub>	gain error	[1][6]	-	±0.3	±0.6	%
E <sub>T</sub>	absolute error	[1][7]	-		±4	LSB
R <sub>vsi</sub>	voltage source interface resistance		-	-	40	kΩ

- [1] Conditions:  $V_{SSA} = 0 \text{ V}$ ,  $V_{DDA} = 3.3 \text{ V}$ .
- [2] The ADC is monotonic, there are no missing codes.
- The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 4.

LPC32x0 00 © NXP B.V. 2008. All rights reserved

- [4] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 4.
- [5] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 4.
- [6] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 4.
- [7] The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 4.



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error (E<sub>D</sub>).
- (4) Integral non-linearity  $(E_{L(adj)})$ .
- (5) Center of a step of the actual transfer curve.

Fig 4. ADC characteristics

# 11. Dynamic characteristics

## 11.1 Clocking and I/O Port pins

**Dynamic characteristics** Table 8.

				^ ^		^
	_			PAN P	1 DC	224
NXP Semio	conductors			Op	LPU	SZXU
	16/32-bit	t ARM926-EJS mi	crocontroller	with externa	I memory	interfac
11. Dyna	mic characteristics				'AV'	AV DU
					'4	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
						O.
	11.1 Clocking and I/O P	Port nins				PA
	11.1 Clocking and I/O P	Port pins				RAM
	11.1 Clocking and I/O P  namic characteristics to +85 ℃, unless otherwise specified	•				RANTO
	namic characteristics	•	Min	Тур	Max	Unit
$T_{amb} = -40$ °C	namic characteristics to +85 °C, unless otherwise specified	d <u>.[1]</u>	Min	Тур	Max	Unit
$T_{amb} = -40  ^{\circ}\text{C}$ Symbol	namic characteristics to +85 °C, unless otherwise specified	d <u>.[1]</u>	<b>Min</b> [2] 10	Typ -	Max -	<b>Unit</b> ms
$T_{amb} = -40 \degree \text{C}$ Symbol Reset	namic characteristics to +85 °C, unless otherwise specified Parameter  external RESET_N pulse width	d <u>.[1]</u>		Тур -	Max -	
$T_{amb} = -40  ^{\circ}\mathrm{C}$ Symbol Reset $f_{W(RESET\_N)}$	namic characteristics to +85 °C, unless otherwise specified Parameter  external RESET_N pulse width	d <u>.[1]</u>		<b>Typ</b> - 13	<b>Max</b> - 20	
T <sub>amb</sub> = −40 °C s  Symbol  Reset  f <sub>W(RESET_N)</sub> External clock	namic characteristics to +85 °C, unless otherwise specified Parameter  external RESET_N pulse width	d <u>.[1]</u>	[2] 10	-	-	ms
T <sub>amb</sub> = −40 °C s  Symbol  Reset  f <sub>W(RESET_N)</sub> External clock  f <sub>ext</sub>	namic characteristics to +85 °C, unless otherwise specified Parameter  external RESET_N pulse width	d <u>.[1]</u>	[2] 10	-	-	ms

<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[2]</sup> After supply voltages are stable

Supplied by an external crystal.



## 11.2 Static Memory Controller

Dynamic characteristics: static external memory interface

				ORAL ORAL	OPA	OPA
NXP Se	miconductors					<b>32x</b>
	16/32-bit 11.2 Static Memory Con		EJS	microcontroller with external me	mory i	nterfa
<b>Table 9.</b> $C_1 = 25 pF_2$	Dynamic characteristics: static extern $T_{amb} = 20  ^{\circ}\text{C}$ , $V_{DD(EMC)} = 1.8  \text{V}$ .		y inte	erface	'A^)	OPA
Symbol	Parameter	Notes	Min	Тур	Max	Unit
Common	to read and write cycles					
T <sub>CLCL</sub>	clock cycle time	[3]	-	9.6	-	ns
t <sub>CSLAV</sub>	CS LOW to address valid time		-	0	-	ns
Read cycl	e parameters					
t <sub>OELAV</sub>	OE LOW to address valid time	[4]	-	$0 - WAITOEN \times T_{CLCL}$	-	ns
t <sub>BLSLAV</sub>	BLS LOW to address valid time	[4]	-	$0 - WAITOEN \times T_{CLCL}$	-	ns
t <sub>CSLOEL</sub>	CS LOW to OE LOW time		-	0 + WAITOEN × T <sub>CLCL</sub>	-	ns
t <sub>CSLBLSL</sub>	CS LOW to BLS LOW time	[4]	-	0 + WAITOEN × T <sub>CLCL</sub>	-	ns
toeloeh	OE LOW to OE HIGH time	[4][5]	-	(WAITRD – WAITOEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>BLSLBLSH</sub>	BLS LOW to BLS HIGH time	[4][5]	-	(WAITRD – WAITOEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>su(DQ)</sub>	data input/output set-up time	[8]	-	<tbd></tbd>	-	ns
t <sub>h(DQ)</sub>	data input/output hold time	[8]	-	0	-	ns
t <sub>CSHOEH</sub>	CS HIGH to OE HIGH time		-	0	-	ns
t <sub>CSHBLSH</sub>	CS HIGH to BLS HIGH time		-	0	-	ns
t <sub>OEHANV</sub>	OE HIGH to address invalid time		-	1 × T <sub>CLCL</sub>	-	ns
t <sub>BLSHANV</sub>	BLS HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns
Write cycl	e parameters					
t <sub>CSLDV</sub>	CS LOW to data valid time		-	0	-	ns
t <sub>CSLWEL</sub>	CS LOW to WE LOW time	[6]	-	(WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>CSLBLSL</sub>	CS LOW to BLS LOW time	[6]	-	(WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>WELDV</sub>	WE LOW to data valid time	[6]	-	$0 - (WAITWEN + 1) \times T_{CLCL}$	-	ns
t <sub>WELWEH</sub>	WE LOW to WE HIGH time	<u>[6][7]</u>	-	(WAITWR – WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>BLSLBLSH</sub>	BLS LOW to BLS HIGH time	<u>[6][7]</u>	-	(WAITWR – WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns
t <sub>WEHANV</sub>	WE HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns
t <sub>WEHDNV</sub>	WE HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns
t <sub>BLSHANV</sub>	BLS HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns
t <sub>BLSHDNV</sub>	BLS HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns
	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	_			

<sup>[1]</sup>  $V_{OH} = V_{DD(EMC)} - 0.3$ ,  $V_{OL} = 0.3$  V.

52 of 70

<sup>[2]</sup>  $V_{IH} = 0.7 \times V_{DD(EMC)}$ ,  $V_{IL} = 0.3 \times V_{DD(EMC)} V$ .

<sup>[3]</sup>  $T_{CLCL} = 1/HCLK$ 

<sup>[4]</sup> Refer to the LPC32x0 user manual EMCStaticWaitOen0-3 register for the programming of WAITOEN value.


<sup>[5]</sup> Refer to the LPC32x0 user manual EMCStaticWaitRd0-3 register for the programming of WAITRD value.


<sup>[6]</sup> Refer to the LPC32x0 user manual EMCStaticWaitWen0-3 register for the programming of WAITWEN value.

<sup>[7]</sup> Refer to the LPC32x0 user manual EMCStaticWaitWr0-3 register for the programming of WAITWR value.

Earliest of CS HIGH, OE HIGH, address change to data invalid.

NXP Semiconductors LPC32x0








#### 11.3 SDR DRAM Controller

Table 10. EMC SDR SDRAM memory interface dynamic characteristics

NXP Se	emiconductors			ORAKT DA	LPC	32x0
			1926-EJ	S microcontroller with exte	rnal memory	interface
<b>Table 10.</b> T <sub>a</sub> = −40 °	11.3 SDR DRAM Co EMC SDR SDRAM memory into C to +85 °C, unless otherwise spec	erface dynar	nic char	acteristics	RAX	ORAL ORA
Symbol	Parameter		Min	Typical <sup>[2]</sup>	Max	Unit
oper	operating frequency	<u>[4]</u>		104	133	MHz
T <sub>CLCL</sub>	clock cycle time		-	9.6	-	ns
CLCX	clock LOW time		-	4.8	-	ns
снсх	clock HIGH time		-	4.8	-	ns
d(CTRL)	control valid delay time	[5][6]	-	(CMD_DLY x 0.25) + 2.7		ns
h(CTRL)	control hold time	[5][6]		(CMD_DLY x 0.25) + 1.2	-	ns
d(AV)	address valid delay time	[6]	-	(CMD_DLY x 0.25) + 3.2		ns
h(A)	address hold time	<u>[6]</u>		(CMD_DLY x 0.25) + 1.2	-	ns
d(QV)	data output valid delay time	<u>[6]</u>	-	(CMD_DLY x 0.25) + 3.5		ns
	data output hold time	<u>[6]</u>		(CMD_DLY x 0.25) + 1.2	-	ns
h(Q)	data datpat riola tirro					
h(Q) su(D)	data input set-up time		-	0.6	-	ns
	•		-	0.6 0.9	-	ns ns

- [1] Parameters are valid over operating temperature range unless otherwise specified.
- [2] Typical values valid for EMC pads set to high slew rate, VDD\_EMC = 1.8 V. VDD\_CORE = 1.2 V or low slew rate, VDD\_EMC = 3.3 V. VDD CORE = 1.2 V
- All min or max values valid for EMC pads set to high slew rate, VDD\_EMC = 1.8 ± 0.18 V. VDD\_CORE = 1.2 ± 0.12 V or low slew rate, VDD\_EMC =  $3.3 \pm 0.3$  V. VDD\_CORE =  $1.2 \pm 0.12$  V .
- [4]  $f_{oper} = 1/T_{CLCL}$
- [5] Applies to signals: DQM, CSN, RASN, CASN, WEN, CKE.
- CMD\_DLY = COMMAND\_DELAY bitfield in SDRAMCLK\_CTRL[18:14] register, see External memory controller (EMC) chapter in LPC32x0 User manual.



LPC32x0 00 © NXP B.V. 2008. All rights reserved.

#### 11.4 DDR SDRAM Controller

Table 11. EMC DDR SDRAM memory interface dynamic characteristics[1]


NXP S	emiconductors		ORAKT OR	LPC32x0
Table 11.	11.4 DDR SDRAM Controll	er		LPC32x0 nal memory interface  Max Unit  MHz  ns
	$F$ ; $T_{amb} = 40  ^{\circ}$ C.	anne charac	teristics <u>. 1</u>	PA
Symbol	Parameter	Notes	Min Typical	Max Unit
-	Operating frequency		104	MHz
t <sub>CK</sub>	Clock cycle time		9.6	ns
t <sub>CH</sub>	Clock high level width		0.5	tCK
t <sub>CL</sub>	Clock low level width		0.5	tCK
$t_{d(CV)}$	control valid delay time	<u>[2]</u>	(CMD_DLY x 0.25) + 1	1.5 ns
t <sub>h(C)</sub>	control hold time	[2]	(CMD_DLY x 0.25) - 1	.5 ns
$t_{d(AV)}$	address valid delay time	[2]	(CMD_DLY x 0.25) + 1	1.5 ns
t <sub>h(A)</sub>	address hold time	[2]	(CMD_DLY x 0.25) - 1	.5 ns
$t_{DS}$	DQ & DM output setup time to DQS out		0.275	tCK
$t_{DH}$	DQ & DM output hold time to DQS out		0.225	tCK
t <sub>DQSH</sub>	Write DQS output high width		0.5	tCK
t <sub>DQSL</sub>	Write DQS output low width		0.5	tCK
t <sub>DQSS</sub>	Write cmd to 1st DQS out latching transition		tCK + (CMD_DLY x 0.	25) tCK
t <sub>DSS</sub>	DQS in falling edge to CK setup time		.5	tCK
t <sub>DSH</sub>	DQS in falling edge hold time from CK		.5	tCK
t <sub>DQSD</sub>	DQS_in to DQS_DELAY	[3]	DQS_DELAY	ns
t <sub>su(D)</sub>	data input set-up time		0.3	ns
t <sub>h(D)</sub>	data input hold time		0.5	ns


<sup>[1]</sup> All values valid for EMC pads set to high slew rate at 1.8V .


<sup>[2]</sup> CMD\_DLY = COMMAND\_DELAY bitfield in SDRAMCLK\_CTRL[18:14] register, see External memory controller (EMC) chapter in LPC32x0 User manual.

DQS\_DELAY, see LPC32x0 user manual, External Memory Controller Chapter, Section 8 DDR DQS delay calibration for details on configuring this value.










LPC32x0\_00 © NXP B.V. 2008. All rights reserved.

## 11.5 USB Controller

Table 12. Dynamic characteristics USB digital I/O pins

NXP Sei	niconductors		P	1 Op Rd	LPC	32x0	
	,	16/32-bit ARM926-EJS microcontroll	er with	external	memory	interfac	e A
					RAM	PAR Y	7
	11.5 USB Contro	ller			Op	Op	Op
Table 12.  V <sub>DD(IO)</sub> = 3.	Dynamic characteristics US 3 $V$ ; $T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ ,	•			**	DRAM.	OPAN
$I_{DD(IO)} = 3.$		•	Min	Тур	Max	Unit	OPAN
	3 V; $T_{amb} = -40 ^{\circ}\text{C}$ to +85 °C,	unless otherwise specified.[1]	Min -	<b>Typ</b> 7	Max -	Unit ns	ORAN,



# 16/32-bit ARM926-EJS microcontroller with external memory interface


## 11.6 Secure Digital (SD) card interface

Table 13. Dynamic characteristics: SD card pin interface

with bound in the problem of the pr	NXP S	emiconductors		ORAN	OPAR	PC:	32x0
with probability of the probabi		11.6 Secure Dig	with exte	ernal me	emory i	nterfac	
clock cycle time on pin MS_SCLK; Data Transfer Mode 25 MF on pin MS_SCLK; Identification Mode 400 kH (ID) data input set-up time on pins MS_BS, MS_DIO[3:0] as inputs 2.7 ns data input hold time on pins MS_BS, MS_DIO[3:0] as inputs 0 ns data output valid delay time on pins MS_BS, MS_DIO[3:0] as outputs 9.7 ns		40 $^{\circ}$ C to +85 $^{\circ}$ C for industrial ap	plications; V <sub>DD(1V8)</sub> over specified ranges.[1]		_ [0]	7/5)	OPAR
on pin MS_SCLK; Identification Mode 400 kH  on pin MS_SCLK; Identification Mode 400 kH  on pins MS_BS, MS_DIO[3:0] as inputs 2.7 ns  data input hold time on pins MS_BS, MS_DIO[3:0] as inputs 0 ns  data output valid delay time on pins MS_BS, MS_DIO[3:0] as outputs 9.7 ns	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
data input set-up time on pins MS_BS, MS_DIO[3:0] as inputs 2.7 ns  (D) data input hold time on pins MS_BS, MS_DIO[3:0] as inputs 0 ns  (QV) data output valid delay time on pins MS_BS, MS_DIO[3:0] as outputs 9.7 ns	$T_{cy(clk)}$	clock cycle time	on pin MS_SCLK; Data Transfer Mode	-	-	25	MHz
data input hold time on pins MS_BS, MS_DIO[3:0] as inputs 0 ns data output valid delay time on pins MS_BS, MS_DIO[3:0] as outputs 9.7 ns			on pin MS_SCLK; Identification Mode	-	-	400	kHz
data output valid delay time on pins MS_BS, MS_DIO[3:0] as outputs 9.7 ns	t <sub>su(D)</sub>	data input set-up time	on pins MS_BS, MS_DIO[3:0] as inputs		2.7		ns
A COLOR OF THE PROPERTY OF THE	t <sub>h(D)</sub>	data input hold time	on pins MS_BS, MS_DIO[3:0] as inputs		0		ns
data output hold time on pins MS_BS, MS_DIO[3:0] as outputs 7.7 ns	t <sub>d(QV)</sub>	data output valid delay time	on pins MS_BS, MS_DIO[3:0] as outputs		9.7		ns
	t <sub>h(Q)</sub>	data output hold time	on pins MS_BS, MS_DIO[3:0] as outputs		7.7		ns

<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[2]</sup> Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.






## 11.7 MLC NAND flash memory controller

Table 14. Dynamic characteristics of MLC NAND Flash Memory contoller


nductor	s		ORAN ORA LPC	32x0
	16/32-bit ARM926-E	JS micro	ocontroller with external memory	interface
	C NAND flash memory conteristics of MLC NAND Flash Men		er Or <sub>ak</sub>	PAR
Symbol	Parameter (from NAND Flash controller perspective)		Typical	Unit
t <sub>d(CERE)</sub>	CE# to RE# time	[1][8]	T <sub>HCLK</sub> x CEA <sub>D</sub>	ns
t <sub>RC</sub>	RE# cycle time	[1][4][5]	T <sub>HCLK</sub> x (R <sub>L</sub> + 1 ) + T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> )	ns
t <sub>REH</sub>	RE# high time	[1][4][5]	T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> )	ns
'KEH	9		HOLK ( II E )	
t <sub>RHZ</sub>	RE# high to output hi-Z		T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> ) + T <sub>HCLK</sub> x (R <sub>HZ</sub> )	ns
				ns ns
t <sub>RHZ</sub>	RE# high to output hi-Z	[1][4][6]	$T_{HCLK} x (R_H - R_L) + T_{HCLK} x (R_{HZ})$	
t <sub>RHZ</sub>	RE# high to output hi-Z RE# pulse width	[1][4][6] [1][4]	T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> ) + T <sub>HCLK</sub> x (R <sub>HZ</sub> ) T <sub>HCLK</sub> x (R <sub>L</sub> + 1 )	ns
t <sub>RHZ</sub> t <sub>RP</sub> t <sub>RB</sub>	RE# high to output hi-Z RE# pulse width RE# high to R/B#	[1][4][6] [1][4] [1][7]	T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> ) + T <sub>HCLK</sub> x (R <sub>HZ</sub> )  T <sub>HCLK</sub> x (R <sub>L</sub> + 1)  T <sub>HCLK</sub> x (B <sub>D</sub> )  T <sub>HCLK</sub> x (B <sub>D</sub> )	ns ns
t <sub>RHZ</sub> t <sub>RP</sub> t <sub>RB</sub> t <sub>WB</sub>	RE# high to output hi-Z RE# pulse width RE# high to R/B# WE# high to R/B# low	[1][4][6] [1][4] [1][7] [1][7]	T <sub>HCLK</sub> x (R <sub>H</sub> - R <sub>L</sub> ) + T <sub>HCLK</sub> x (R <sub>HZ</sub> )  T <sub>HCLK</sub> x (R <sub>L</sub> + 1)  T <sub>HCLK</sub> x (B <sub>D</sub> )  T <sub>HCLK</sub> x (B <sub>D</sub> )  T <sub>HCLK</sub> x (W <sub>L</sub> + 1) + T <sub>HCLK</sub> x (W <sub>H</sub> - W <sub>L</sub> )	ns ns ns

- [1] T<sub>HCLK</sub> = 1/HCLK
- [2]  $W_L = bitfield WR_LOW[3:0] in register MLC_TIME_REG[3:0]$
- [3] W<sub>H</sub> = bitfield WR\_HIGH[3:0] in register MLC\_TIME\_REG[7:4] f
- [4] R<sub>L</sub> = bitfield RD\_LOW[3:0] in register MLC\_TIME\_REG[11:8]
- [5] R<sub>H</sub> = bitfield RD\_HIGH [3:0] in register MLC\_TIME\_REG[15:12]
- [6] R<sub>HZ</sub> = bitfield NAND\_TA[2:0] in register MLC\_TIME\_REG[18:16]
- [7] B<sub>D</sub> = bitfield BUSY\_DELAY[4:0] in register MLC\_TIME\_REG[23:19]
- [8] CEA<sub>D</sub> = bitfield TCEA\_DELAY[1:0] in register MLC\_TIME\_REG[25:24]



LPC32x0 00 © NXP B.V. 2008. All rights reserved





## 11.8 Single-Level NAND Flash Memory Controller

Table 15. Dynamic characteristics of SLC NAND Flash Memory pins


Symbol	Parameter (from NAND Flash perspective)		Typical Reads	Typical Writes	Unit
t <sub>ALS</sub>	ALE setup time	[1][2][4][6]	$(T_{HCLK} x (Rsu + Rw))$	(T <sub>HCLK</sub> x (Wsu + Ww))	ns
t <sub>ALH</sub>	ALE hold time	[1][7]	(T <sub>HCLK</sub> x (Rh))	(T <sub>HCLK</sub> x (Wh))	ns
t <sub>AR</sub>	ALE to RE# delay	[1][2][6]	(T <sub>HCLK</sub> x (Rsu))	(T <sub>HCLK</sub> x (Wsu))	ns
t <sub>CEA</sub>	CE# access time	[1][2][4][6][8]	(T <sub>HCLK</sub> x (Rsu + Rw))	(T <sub>HCLK</sub> x (Wsu + Ww))	ns
t <sub>CS</sub>	CE# setup time	[1][2][4][6][8]	(T <sub>HCLK</sub> x (Rsu + Rw))	(T <sub>HCLK</sub> x (Wsu + Ww))	ns
t <sub>CH</sub>	CE# hold time	[1][3]	(T <sub>HCLK</sub> x (Rh))	(T <sub>HCLK</sub> x (Wh))	ns
t <sub>CLS</sub>	CLE setup time	[1][2][4][6][8]	$(T_{HCLK} x (Rsu + Rw))$	(T <sub>HCLK</sub> x (Wsu + Ww))	ns
t <sub>CLH</sub>	CLE hold time	[1][3]	(T <sub>HCLK</sub> x (Rh))	(T <sub>HCLK</sub> x (Wh))	ns
t <sub>CLR</sub>	CLE to RE# delay	[1][2][6]	(T <sub>HCLK</sub> x (Rsu))	(T <sub>HCLK</sub> x (Wsu))	ns
t <sub>DH</sub>	Data hold time (output from MCU)	[1][3][7]	(T <sub>HCLK</sub> x (Rh))	(T <sub>HCLK</sub> x (Wh))	ns
t <sub>DS</sub>	Data setup time (output from MCU)	[1][2][4][6][8]	(T <sub>HCLK</sub> x (Rsu + Rw))	(T <sub>HCLK</sub> x (Wsu + Ww))	ns
t <sub>IR</sub>	Output hi-Z to RE# low	[1][2][6]	(T <sub>HCLK</sub> x (Rsu))	(T <sub>HCLK</sub> x (Wsu))	ns
t <sub>RC</sub>	RE# cycle time	[1][2]	$(T_{HCLK} x (Rsu + Rw + Rh))$		ns
t <sub>REA</sub>	RE# access time	[1][4]	(T <sub>HCLK</sub> x (Rw))		ns
t <sub>REH</sub>	RE# high time	[1][2][3]	(T <sub>HCLK</sub> x (Rsu + Rh))		ns
t <sub>RHOH</sub>	RE# high to output hold (input hold for MCU)		0	0	ns
t <sub>RHZ</sub>	RE# high to output hi-Z	[1]	(T <sub>HCLK</sub> x (Rh))		ns
t <sub>RP</sub>	RE# pulse width	[1][4]	(T <sub>HCLK</sub> x (Rw))		ns
t <sub>RR</sub>	Ready to RE# low	[1][2][3]	(T <sub>HCLK</sub> x (Rsu))		ns
t <sub>WB</sub>	WE# high to R/B# low	[1][8]		(T <sub>HCLK</sub> x (Ww))	ns
t <sub>WC</sub>	WE# cycle time	[1][6][7][8]		(T <sub>HCLK</sub> x (Wsu + Ww + Wh))	ns
$t_{\text{WH}}$	WE# high time	[1][6][7]		(T <sub>HCLK</sub> x (Wsu + Wh))	ns




Table 15. **Dynamic characteristics of SLC NAND Flash Memory pins** 

IXP Se	miconductors		Charles Charle	32x0
		16/32-bit ARM926-EJS microco	ntroller with external memory	interface
able 15.	Dynamic characteristics	of SLC NAND Flash Memory pins	PA	PAN PAN
		of SLC NAND Flash Memory pins  Typical  Reads	Typical Writes	Unit
Symbol $t_{WHR}$	Parameter (from NAND Flash	Typical		Unit Park
Symbol	Parameter (from NAND Flash perspective)	Typical Reads	Writes	17/2


- [1]  $T_{HCLK} = 1/HCLK$
- [2] Rsu = bitfield R\_SETUP[3:0] in register SLC\_TAC[3:0] for reads
- Rh = bitfield R\_HOLD[3:0] in register SLC\_TAC[7:4] for reads
- Rw = bitfield R\_WIDTH[3:0] in register SLC\_TAC[11:8] for reads
- Rb = bitfield R\_RDY[3:0] in register SLC\_TAC[15:12] for reads [5]
- Wsu = bitfield W\_SETUP[3:0] in register SLC\_TAC[19:16] for writes [6]
- Wh = bitfield W\_HOLD[3:0] in register SLC\_TAC[23:20] for writes [7]
- Ww = bitfield W\_WIDTH[3:0] in register SLC\_TAC[27:24] for writes [8]
- Wb = bitfield W\_RDY[3:0] in register SLC\_TAC[31:28] for writes



NXP Semiconductors LPC32



NXP Semiconductors LPC32






## 11.9 SPI Controller


Table 16. Dynamic characteristics of SPI pins

NXP Sen	niconductors			ORAK	LPC	C32x0
		16/32-bit ARM92	6-EJS microcontroll	er with e	xternal memor	OPAR, OP
	11.9 SPI Co	ntroller			OR	JA OP JA
Table 16.	Dynamic characterist	tics of SPI pins				ANDRAN
Symbol	Parameter		Min	Тур	Max	Unit
T <sub>SPICYC</sub>	SPI cycle time		[1] 2 x T <sub>HCLK</sub>		256 x T <sub>HCLK</sub>	ns
SPI1						
t <sub>SPIDSU</sub>	SPI data set-up	time		6		ns
t <sub>SPIDH</sub>	SPI data hold tin	ne		0		ns
t <sub>SPIDV</sub>	SPI enable to ou	utput data valid time		2		ns
t <sub>SPIOH</sub>	SPI output data	hold time		0		ns
SPI2						
t <sub>SPIDSU</sub>	SPI data set-up	time		10		ns
t <sub>SPIDH</sub>	SPI data hold tin	ne		0		ns
t <sub>SPIDV</sub>	SPI enable to ou	utput data valid time		2		ns
t <sub>SPIOH</sub>	SPI output data	hold time		0		ns

[1] T<sub>HCLK</sub> = period time of SPI IP block input clock (HCLK)



# LPC32x0





# 12. Package outline




Fig 20. Package outline SOT1048-1 (TFBGA296)

PC32x0\_00

© NXP B.V. 2008. All rights reserved

# 13. Revision history

#### Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
LPC32x0_00	<tbd></tbd>	Preliminary data sheet			7



# 14. Legal information

#### 14.1 Data sheet status

NXP Semiconduc	tors	LPC32x0
	16	/32-bit ARM926-EJS microcontroller with external memory interface
14. Legal infor	mation	ORA ORA
14.1 Data sheet	status	DRANT DRANT
Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com

#### 14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 14.3 **Disclaimers**

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

## 15. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

continued >>

LPC32x0 00 © NXP B.V. 2008. All rights reserved



## 16. Contents

1	General description		7.7.4	Clocking and Power Control Features	
2	Features	. 1		Clocking	33
3	Applications	. 3		Crystal Oscillator	
3.1	Application Type	. 3		PLLs	
4	Ordering information	. 3		Power Control Modes	
4.1	Ordering options		7.8	Reset	
5	Block diagram		7.8 7.8.1	UARTs	
_			7.8.1.1		35
6	Pinning information		7.0.1.1	Features	
6.1 6.2	Pinning		7.8.1.2	High-speed UARTs	
	Pin description		7.0.1.2	Features	
7	Functional description		7.8.2	SPI serial I/O controller	
7.1	CPU and Subsystems		1.0.2	Features	
7.1.1	CPU		7.8.3	SSP serial I/O Controller	
7.1.2	Vector Floating Point (VFP) coprocessor			Features	
7.1.3	Emulation and debugging		7.8.4	I <sup>2</sup> C-bus serial I/O controller	
	Embedded ICE			Features	
7.0	Embedded Trace Buffer		7.8.5	I2S Audio Controller	
7.2	ABB has			Features	37
7.2.1 7.2.2	APB bus		7.9	Other Peripherals	
	FAB bus		7.9.1	General purpose parallel I/O	38
7.3 7.4	Physical Memory map			Features	38
7.4	Internal Memory		7.9.2	Keyboard Scanner	39
	On-Chip SRAM			Features	
7.5	External Memory Interfaces		7.9.3	Touchscreen controller and 10-bit ADC	39
7.5.1	NAND flash controllers				39
7.5.1	Multi-Level Cell (MLC) NAND flash controller.		7.9.4	Real-Time Clock (RTC) and battery RAM 3	
	Single-Level Cell (SLC) NAND flash controller			Features	
7.5.2	SD card controller		7.9.5	Enhanced 32-bit timers/external event counters	<b>;</b> .
7.0.2	Features			40	
7.5.3	External Memory Controller			Features	
7.6	AHB Master Peripherals		7.9.6	High-speed timer	
7.6.1	General purpose DMA controller (GPDMA)			Features	
7.6.2	Ethernet MAC		7.9.7	Pulse width modulators	
	Features	.29		Features	
7.6.3	USB interface	29	7.9.8	Motor control pulse width modulator 4	
7.6.3.1	USB DEVICE controller	29		Features	
7.6.3.2	USB HOST controller	30	8	Basic architecture	42
7.6.3.3	USB OTG Controller	30	9	Limiting values	43
7.6.4	LCD Controller	31	10	Static characteristics	44
	Features	.31	10.1	Power Supply Sequencing	48
7.7	System Functions	32	10.2	Analog to digital Converter (ADC) static	
7.7.1	Interrupt controller			characteristics	48
7.7.2	Watchdog timer		11	Dynamic characteristics	
	Features		11.1	Clocking and I/O Port pins	
7.7.3	Millisecond timer		11.2	Static Memory Controller	
	Features	.32	_	/	-

continued >>

NXP	Semiconductors		LPC32x0
	16/32-bit ARM	M926-EJS mic	crocontroller with external memory interface
11.3 11.4 11.5 11.6	SDR DRAM Controller	55 57 58 59	RAKT DRAKT D
11.8 11.9	Single-Level NAND Flash Memory Controller SPI Controller		NAR.
12 13	Package outline	66	Op <sub>q</sub>
14.1 14.2 14.3 14.4	Legal information.  Data sheet status  Definitions  Disclaimers  Trademarks	<b>68</b> 68 68	
15 16	Contact information	68	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

Document identifier: LPC32x0\_00



founded by